CSR:Small: Effective Sampling-Based Miss Ratio Curves – Theory and Practices



- Develop a new cache model based on reuse time distribution and a curves effectively [1]. Focus on in-depth study of the hypotheses be • Conduct a systematic comparison of recent cache models with respe
- models such as SHARDS and Counter Stacks, and the reuse time-Study theory and practice for hardware cache partitioning. Develop
- Intel Cache Allocation Technology (CAT) [3].



- 2) Hu et al., "Fast MRC Modeling Using Average Eviction Time", Submitted to ACM Transactions On Storage (TOS).
- 3) Hu et al., "Optimal Symbiosis and Fair Scheduling in Shared Cache", IEEE Transactions on Parallel and Distributed Systems (TPDS), April 2016.



University

Zhenlin Wang, Michigan Technological University

(CSR1618384, Oct. 2016 – Sept. 2019)

novel concept of average eviction time (AET) to construct miss ratio	٠
ehind the model and develop theoretical foundation for sampling.	
ect to their assumptions of access distribution: the reuse distance-based -based models: the footprint theory, Statstack, and AET [2].	•
o effective online miss ratio curve approaches that exploit the recent	

- 5) Hu et al., "Optimized Locality-aware Memory Management for Key-value Cache", IEEE Transactions on Computers (TC), May 2017.
- 6) Waldspurger et al., "Efficient MRC Construction with SHARDS", USENIX FAST, Feb. 2015.

Investigate theory and practice for hugepages and exploit huge pages to reduce TLB pressure. The two classes of pages, regular or huge, introduce a new challenge to the AET model with nonuniform miss penalties and block granularities. We propose a study on composability of AET-based MRCs and examine the impact of different page sizes and miss penalties [4]. Research theory and practice for key-value memory cache management and its interaction with hypervisor-level dynamic memory management [5]. We propose to develop management algorithms for distributed memory cache, taking advantage of composability of the AET model, and investigate

the interaction between application-level and hypervisor-level memory management [2].

- University of Rochester: Chen Ding

• **Peking University:** Yingwei Luo, Xiaolin Wang, Xianmeng Hu, Lan Zhou, Zhigang Wang, Fan Hou. Taowei Luo, Zihui Huang, Yaocheng Xiang • Michigan Tech: Nilufer Onder, Daniel Byrne, Wei Kuang