## UNCC, Department of Electrical and Computer Engineering ECGR 2181, Spring 2006, Lab #3, Due: 3/16/06, at the end of class (20 points)

Lab Partners: \_\_\_\_\_ and \_\_\_\_

Prelab:																		
1	1. Write the timing diagram for the decoder circuit with the following input (5 point)																	
ΙΟ																		
I1																		
EN																		
Y0																		
<b>Y</b> 1																		
Y2																		
Y3																		
<ul> <li>Using the knowledge learned from class and the previous lab exercise, implement via a schematic the 2 to 4 decoder from a VHDL file. You will use one of the VHDL files from Homework 7 to design the circuit, synthesize the circuit, and download the functionality to the FPGA board. Once you have completed the exercise, show the TA your work, then return the board. (5 points each)</li> </ul>																		
1	NOTE: Use the labels above for the inputs, outputs. Choose your own switches and LEDs.																	
	Show the																	
	Show the							d sho	wing	g the v	work	ing d	ecode	er				
7	Γurn you	r boar	d bad	ck in			_											