


Digital Circuits

ECGR2181 Chapter 3 Notes



Reading: Chapter 3



It is a organized collection of digital elements which is designed to perform specified operations on a set of digital inputs and to generate a set of digital responses.


A digital system can be as simple as a block of combinational logic or as complex as a microprocessor.



What are the characteristics of a digital system?

- Coordinate and sequence its internal operations.
- Data processing and storage.
- Cooperate in transferring data to & from itself.
- Sequences operations of external entities.







Data:

•Multi-bit: "values"

•Single-bit: decision-making / information

Control: {generally single-bit signals}

•Sequencing operations of system

•Coordinating operations with external units



Nomenclature: (Terms to know.)

Word: A group of binary bits. Typically represents some element of data. The number of bits in a word is <u>indeterminate</u> unless specified. [Example: "24-bit word"]

Byte: An 8-bit word.

Nibble: A 4-bit word.




Structure of digital systems: "system" vs. "module"

- A digital system can be created as a monolithic structure.
- Complex systems often need to be partitioned into some number of subsystems -- "modules"
- For small systems which can be conveniently designed monolithically the terms "system" and "module" may be used interchangeably.



Introduction to Digital Systems


Single module system:





Introduction to Digital Systems

Multiple module system:





- Data Selector: Route input data to one of two outputs.
- <u>Data Converter</u>: Inputs a 32-bit data word and outputs it as 4 bytes.
- <u>Message Generator</u>: Outputs a fixed message when a "start" command is received
- <u>Communications Buffer</u>: Receives and stores a "block" of data. When the block is complete, it resends the stored data.
- Microprocessor: "Does everything!"




- 1. Understand the functional specification.
- 2. Create a block diagram from the external viewpoint.
- 3. Fill in the major internal components.
- 4. Determine the sequence of operations which must occur within the module



Route input data to one of two outputs.


<u>Specification</u>: When a new data word arrives at the input, the module inspects the state of the most significant bit and routes the data to output A if the bit is true and to B if the bit is false. The last value sent to either output is retained until replaced.





Inputs 32-bit data word and outputs it as 4 bytes.


<u>Specification</u>: When a new data word arrives at the input, the module accepts it and then outputs the word as 4 bytes.





Outputs a fixed message when a "start" command is received.


<u>Specification</u>: When a "start" command is received, the module retrieves the bytes of a message stored in an internal ROM and outputs them sequentially.





Receives and stores a "block" of data. When the block is complete, it resends the data.


<u>Specification</u>: The module receives a series of data bytes and stores them in an internal memory. Intake of data stops when a byte of all 1's is received. Then it resends the message with pairs of bytes packed in 16-bit words.






Digital Logic

Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT






NAND and NOR



Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e




Truth Tables



X Y Z | XY X' Y' X'+Y'+Z | F




More Practice





Many representations of digital logic








Truth tables

	Table 1-1 Truth table for the	S	А	В	Z
Logio diogramo	multiplexer function.	0	0	0	0
Logic diagrams		0	0	1	0
·		0	1	0	1
A <u> </u>	ASN	0	1	1	1
s		1	0	0	0
	SB SB	1	0	1	1
В		1	1	0	0
		1	1	1	1



Logic levels



Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e

Switching threshold varies with voltage, temp, process, etc.

• need "noise margin"


Operating closer to the tolerances requires an increase in attention to "analog" behavior.

Logic voltage levels decreasing with process

• 5 -> 3.3 -> 2.5 -> 1.8 V




MOS Transistors






CMOS Inverter




Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e

V _{IN}	<i>Q1</i>	<i>Q2</i>	V _{OUT}
0.0 (L)	off	on	5.0 (H)
5.0 (H)	on	off	0.0 (L)






Alternate transistor symbols





Switch model




Digital Design Principles and Practices, 3/e



CMOS NAND Gates

Use 2*n* transistors for *n*-input gate



Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e


(b)	А	В	Q1	<i>Q2</i>	<i>Q3</i>	Q4	Z
	L H	H L	off off on on	on off	on off	off on	H H






(C)

CMOS NAND -- switch model




© 2000 by Prentice Hall, Inc. In Principles and Practices, 3/e Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, S/egn I Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 9/e



(b)

А	В	С	<i>Q1</i>	<i>Q2</i>	<i>Q3</i>	<i>Q4</i>	Q5	Q6	Ζ
L L H	L H H L	H L H L	off off off off on	on on on off	off on on off	on off off on	on off on off	off on off on	H H H
Н	L	Н	on	off	off	on	on	off	Н
Н	Н	L	on	off	on	off	off	on	Н
Н	Η	Н	on	off	on	off	on	off	L


(C)



Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e



CMOS NOR Gates




	_
L L off on off on H L H off on on off L H L on off off on L H H on off on off L	l H

Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e



PMOS transistors have higher "on" resistance than NMOS transistors.




Result: NAND gates are preferred in CMOS.



Additional Terms

- <u>Sinking/Sourcing Current</u> (sect. 3.5.2, p. 106) current entering/leaving the output of a device.
- **Fanout** (sect. 3.5.4) how many gate inputs can a particular device drive and still maintain digital logic characteristics.
- <u>**Unused Inputs**</u> (sect. 3.5.6) always connect unused inputs to either power supply rail (V_{cc} or Gnd.)
 - Static conditions may appear to be stable,
 - Dynamic conditions could be unstable
 - Makes circuit behavior unpredictable.
- <u>ESD</u> <u>E</u>lectro-<u>S</u>tatic <u>D</u>ischarge. (sect. 3.5.7) ESD involves the discharge of static electricity and is the deadly enemy of electronic circuits, especially, CMOS devices. ESD damage can be avoided with the use of ESD straps and rubber mats.
- <u>**Transition Time**</u> (sect. 3.6.1) time required for signal to transit the abnormal region. The time to transit the abnormal region may be different for traversing the region in different directions.





More Terms ...

- Propagation Delay (sect. 3.6.2) time required for a change on the input to produce a change on the output.
- <u>Current Spikes</u> (sect. 3.6.4) typically seen on the power rails. Produced when many outputs change at the same time. Switching Power Supplies often produce these effects. {*t/s note*: check frequency to help find source}
- <u>Decoupling Capacitors</u> (sect. 3.6.4) distributes the filtering on the board and aids in the reduction of noise on the power rails.
- **<u>Ground Bounce</u>** (sect. 3.6.6) read the text. {describe how it looks on an o'scope}
- <u>Three-state Outputs</u> (sect. 3.7.3) devices whose outputs are one of three states, high, low and high impedance. Used to drive an output from multiple, mutually exclusive sources (or devices.)
- Different types of Logic Families:
 - TTL Transitor-Transitor Logic
 - CMOS Complementary Metal Oxide Semiconductor
 - ECL Emitter-Coupled Logic
- Take extreme care when interfacing TTL and CMOS logic devices

