



Combinatorial Logic Design Principles

ECGR2181
Chapter 4 Notes

Reading: Chapter 4



Boolean algebra

a.k.a. “switching algebra”

- deals with boolean values -- 0, 1

Positive-logic convention

- analog voltages LOW, HIGH --> 0, 1

Negative logic -- seldom used

Signal values denoted by variables
(X, Y, FRED, etc.)

Boolean operators

Complement: X' (opposite of X)

AND: $X \cdot Y$

OR: $X + Y$

binary operators, described functionally by truth table.

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

X	NOT X
0	1
1	0

More definitions

Literal: a variable or its complement

- $X, X', \text{FRED}', \text{CS_L}$




Expression: literals combined by
AND, OR, parentheses, complementation

- $X+Y$
- $P \cdot Q \cdot R$
- $A + B \cdot C$
- $((\text{FRED} \cdot Z') + \text{CS_L} \cdot A \cdot B' \cdot C + Q5) \cdot \text{RESET}'$

Equation: Variable = expression

- $P = ((\text{FRED} \cdot Z') + \text{CS_L} \cdot A \cdot B' \cdot C + Q5) \cdot \text{RESET}'$

Logic symbols



Theorems

(T1)	$X + 0 = X$	(T1')	$X \cdot 1 = X$	(Identities)
(T2)	$X + 1 = 1$	(T2')	$X \cdot 0 = 0$	(Null elements)
(T3)	$X + X = X$	(T3')	$X \cdot X = X$	(Idempotency)
(T4)	$(X')' = X$			(Involution)
(T5)	$X + X' = 1$	(T5')	$X \cdot X' = 0$	(Complements)

Proofs by perfect induction


More Theorems

(T6)	$X + Y = Y + X$	(T6')	$X \cdot Y = Y \cdot X$	(Commutativity)
(T7)	$(X + Y) + Z = X + (Y + Z)$	(T7')	$(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$	(Associativity)
(T8)	$X \cdot Y + X \cdot Z = X \cdot (Y + Z)$	(T8')	$(X + Y) \cdot (X + Z) = X + Y \cdot Z$	(Distributivity)
(T9)	$X + X \cdot Y = X$	(T9')	$X \cdot (X + Y) = X$	(Covering)
(T10)	$X \cdot Y + X \cdot Y' = X$	(T10')	$(X + Y) \cdot (X + Y') = X$	(Combining)
(T11)	$X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$			(Consensus)
(T11')	$(X + Y) \cdot (X' + Z) \cdot (Y + Z) = (X + Y) \cdot (X' + Z)$			





N-variable Theorems

- (T12) $X + X + \dots + X = X$ (Generalized idempotency)
- (T12') $X \cdot X \cdot \dots \cdot X = X$
- (T13) $(X_1 \cdot X_2 \cdot \dots \cdot X_n)' = X_1' + X_2' + \dots + X_n'$ (DeMorgan's theorems)
- (T13') $(X_1 + X_2 + \dots + X_n)' = X_1' \cdot X_2' \cdot \dots \cdot X_n'$
- (T14) $[F(X_1, X_2, \dots, X_n, +, \cdot)]' = F(X_1', X_2', \dots, X_n', \cdot, +)$ (Generalized DeMorgan's theorem)
- (T15) $F(X_1, X_2, \dots, X_n) = X_1 \cdot F(1, X_2, \dots, X_n) + X_1' \cdot F(0, X_2, \dots, X_n)$ (Shannon's expansion theorems)
- (T15') $F(X_1, X_2, \dots, X_n) = [X_1 + F(0, X_2, \dots, X_n)] \cdot [X_1' + F(1, X_2, \dots, X_n)]$


DeMorgan Symbol Equivalence



Likewise for OR



DeMorgan Symbols



Even more definitions (Sec. 4.1.6)

Product term

Sum-of-products expression

Sum term

Product-of-sums expression

Normal term

Minterm (n variables)

Maxterm (n variables)

Example Using 5 forms of a Logic Expression

1) The Truth Table:


X	Y	F
0	0	1
0	1	0
1	0	0
1	1	1

2) **Sum-of-Products:** algebraic sum of minterms. $F = X' \cdot Y' + X \cdot Y$

3) **Minterm List:** using Σ notation.
 $F = \Sigma_{XY}(0,3)$

4) **Product-of-Sums:** algebraic product of maxterms. $F = (X + Y') \cdot (X' + Y)$

5) **Maxterm List:** using Π notation.
 $F = \Pi_{XY}(1,2)$




- Circuit is an Exclusive-NOR gate. A.K.A. an equivalence gate.

- $F1 = F2$


Truth table vs. minterms & maxterms

<i>Row</i>	<i>X</i>	<i>Y</i>	<i>Z</i>	<i>F</i>	<i>Minterm</i>	<i>Maxterm</i>
0	0	0	0	F(0,0,0)	$X' \cdot Y' \cdot Z'$	$X + Y + Z$
1	0	0	1	F(0,0,1)	$X' \cdot Y' \cdot Z$	$X + Y + Z'$
2	0	1	0	F(0,1,0)	$X' \cdot Y \cdot Z'$	$X + Y' + Z$
3	0	1	1	F(0,1,1)	$X' \cdot Y \cdot Z$	$X + Y' + Z'$
4	1	0	0	F(1,0,0)	$X \cdot Y' \cdot Z'$	$X' + Y + Z$
5	1	0	1	F(1,0,1)	$X \cdot Y' \cdot Z$	$X' + Y + Z'$
6	1	1	0	F(1,1,0)	$X \cdot Y \cdot Z'$	$X' + Y' + Z$
7	1	1	1	F(1,1,1)	$X \cdot Y \cdot Z$	$X' + Y' + Z'$

Combinational analysis




Signal expressions



$$\begin{aligned} F &= ((X + Y') \cdot Z) + (X' \cdot Y \cdot Z') \\ &= (X \cdot Z) + (Y' \cdot Z) + (X' \cdot Y \cdot Z') \end{aligned}$$


New circuit, same function




“Add out” logic function

$$\begin{aligned} F &= ((X + Y') \cdot Z) + (X' \cdot Y \cdot Z') \\ &= (X + Y' + X') \cdot (X + Y' + Y) \cdot (X + Y' + Z) \cdot (Z + X') \cdot (Z + Y) \cdot (Z + Z') \\ &= 1 \cdot 1 \cdot (X + Y' + Z) \cdot (X' + Z) \cdot (Y + Z) \cdot 1 \\ &= (X + Y' + Z) \cdot (X' + Z) \cdot (Y + Z) \end{aligned}$$


Circuit:



Shortcut: Symbol substitution






Different circuit, same function



Another example

$$G(W, X, Y, Z) = W \cdot X \cdot Y + Y \cdot Z$$



Combinational-Circuit Analysis

Combinational circuits -- outputs depend only on current inputs (not on history).

Kinds of combinational analysis:

- exhaustive (truth table)
- algebraic (expressions)
- simulation / test bench
 - Write functional description in HDL
 - Define test conditions / test vectors
 - Compare circuit output with functional description (or known-good realization)

Combinational-Circuit Design


Sometimes you can write an equation or equations directly .
Example (alarm circuit):

$$\text{ALARM} = \text{PANIC} + \text{ENABLE} \cdot \text{EXITING}' \cdot \text{SECURE}'$$

$$\text{SECURE} = \text{WINDOW} \cdot \text{DOOR} \cdot \text{GARAGE}$$

$$\text{ALARM} = \text{PANIC} + \text{ENABLE} \cdot \text{EXITING}' \cdot (\text{WINDOW} \cdot \text{DOOR} \cdot \text{GARAGE})'$$

Corresponding circuit:




Alarm-circuit transformation


Sum-of-products form

- Useful for programmable logic devices


“Multiply out”:




Sum-of-products form




AND-OR



NAND-NAND





Product-of-sums form



OR-AND

NOR-NOR



Brute-force design

Truth table -->

canonical sum

(sum of minterms)

Example:

prime-number detector


– 4-bit input, $N_3N_2N_1N_0$

$$F = \sum_{N_3N_2N_1N_0}(1,2,3,5,7,11,13)$$

row	N_3	N_2	N_1	N_0	F
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	0
11	0	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	0

Minterm list --> canonical sum

$$\begin{aligned}
 F &= \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11, 13) \\
 &= N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0' + N_3' \cdot N_2' \cdot N_1 \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 \\
 &\quad + N_3' \cdot N_2 \cdot N_1 \cdot N_0 + N_3 \cdot N_2' \cdot N_1 \cdot N_0 + N_3 \cdot N_2 \cdot N_1' \cdot N_0
 \end{aligned}$$



Algebraic simplification

Theorem T8,

$$X \cdot Y + X \cdot Y' = X$$

$$F = \sum_{N_3, N_2, N_1, N_0} (1, 3, 5, 7, 2, 11, 13)$$


$$= N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0 + N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1 \cdot N_0 + \dots$$

$$= (N_3' \cdot N_2' \cdot N_1' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 \cdot N_0) + (N_3' \cdot N_2 \cdot N_1' \cdot N_0 + N_3' \cdot N_2 \cdot N_1 \cdot N_0) + \dots$$


$$= N_3' \cdot N_2' \cdot N_0 + N_3' \cdot N_2 \cdot N_0 + \dots$$

Reduce number of gates and gate inputs


Resulting circuit




3-variable Karnaugh map




3-variable Karnaugh map



Visualizing T10 -- Karnaugh maps





Visualizing T10 -- Karnaugh maps



Example: $F = \Sigma(1,2,5,7)$

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



Karnaugh-map usage

Plot 1s corresponding to minterms of function.

Circle largest possible rectangular sets of 1s.

- # of 1s in set must be power of 2
- OK to cross edges


Read off product terms, one per circled set.

- Variable is 1 \implies include variable
- Variable is 0 \implies include complement of variable
- Variable is both 0 and 1 \implies variable not included


Circled sets and corresponding product terms are called “prime implicants”

Minimum number of gates and gate inputs

Prime-number detector




$$F = \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11, 13)$$



$$F = N_3' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 + N_2' \cdot N_1 \cdot N_0 + N_2 \cdot N_1' \cdot N_0$$

Resulting Circuit.



Another example

		W X		W	
		00	01	11	10
Y Z	00	0	4	12	8
	01	1	5	13	9
	11	3	7	15	11
	10	2	6	14	10

X

Z

$$F = \Sigma_{W,X,Y,Z}(5,7,12,13,14,15)$$

		W X		W	
		00	01	11	10
Y Z	00			1	
	01		1	1	
	11		1	1	
	10			1	

X

Z

$$F = X \cdot Z + W \cdot X$$

Yet another example

		W X		W	
		00	01	11	10
Y Z	00	0	4 1	12 1	8
	01	1 1	5 1	13 1	9 1
	11	3 1	7	15 1	11 1
	10	2	6	14 1	10

X

Z

$$F = \sum_{W,X,Y,Z}(1,3,4,5,9,11,12,13,14,15)$$

		W X		W	
		00	01	11	10
Y Z	00		1	1	
	01	1	1	1	1
	11	1		1	1
	10			1	

X

Z

$X \cdot Y'$
 $W \cdot Z$
 $Y' \cdot Z$
 $X' \cdot Z$
 $W \cdot X$

$$F = X \cdot Y' + X' \cdot Z + W \cdot X$$

Distinguished 1 cells
Essential prime implicants

Another Example

$$F(W,X,Y,Z) = \sum m(0,1,2,4,5,6,8,9,12,13,14)$$


Y Z		W X		W	
		00	01	11	10
Y	00	0	4	12	8
	01	1	5	13	9
	11	3	7	15	11
	10	2	6	14	10

Another Example

$$F(W,X,Y,Z) = \sum m(0,1,2,3,6,8,9,10,11,14)$$



		W X		W	
		00	01	11	10
Y Z	00	0	4	12	8
	01	1	5	13	9
Y	11	3	7	15	11
	10	2	6	14	10

Another Example



Don't Cares

Copyright © 2000 by Prentice Hall, Inc.
Digital Design Principles and Practices, 3/e



Another Example

$$F(W,X,Y,Z) = \sum m(0,1,2,3,6,8,9,10,11,14) + d(7,15)$$

Y Z		W X		W	
		00	01	11	10
Y	00	0	4	12	8
	01	1	5	13	9
	11	3	7	15	11
	10	2	6	14	10

Diagram illustrating a 4x4 Karnaugh map for the function $F(W,X,Y,Z)$. The map is labeled with variables W, X, Y, and Z. The columns are labeled W X (00, 01, 11, 10) and the rows are labeled Y Z (00, 01, 11, 10). The cells contain the minterm numbers 0 through 15. The function is defined as $F(W,X,Y,Z) = \sum m(0,1,2,3,6,8,9,10,11,14) + d(7,15)$. The map shows the following values:

- Row 00: 0, 4, 12, 8
- Row 01: 1, 5, 13, 9
- Row 11: 3, 7, 15, 11
- Row 10: 2, 6, 14, 10

Blue brackets indicate groupings for variables W, X, and Y. A vertical bracket on the right is labeled Z.

Current Logic Design

Lots more than 6 inputs -- can't use Karnaugh maps

Use software to synthesize logic expressions and minimize logic

Hardware Description Languages -- VHDL and Verilog