


```
16'h7FEx // 16-bit value, low order 4 bits unknown
8'bxx001100 // 8-bit value, most significant 2 bits
            unknown.
8'hzz // 8-bit value, all bits high impedance.
```

# Verilog Design Principles

ECGR2181  
Extra Notes



Reading: Chapter 4

# Introduction to Hardware Design Languages

---

## What are Hardware Description Languages (HDL)?

“Programming” languages that allow the characteristics of a hardware module to be described.

Many elements analogous to “Software programming” languages:

- Declarations of data elements and structures

- Description of the sequence of operations which must take place.

Two preeminent HDL’s are **Verilog** and **VHDL**.

# Introduction to Hardware Design Languages

---

## Why use Hardware Design Languages?

(“My logic template works fine!”)

Easier to understand design -- especially functionality.

Concise and much easier to incorporate design changes.

Text based -- easy to incorporate changes into design.

Use as input to computer aided design tools.

- Design verification
- Synthesis of logic
- Generation of “object codes” for implementing the design using ASICS or FPGA’s

# Introduction to Hardware Design Languages

---

## Origins of Verilog HDL

Verilog is only one of many HDL's.

Developed in 1984 by Gateway Design Automation.

Verilog language structure is based on "C".

(VHDL is based on ADA.)

Has become an industry standard

# Verilog Gate-Level Modeling

## 2-to-1 Multiplexer

So the complete module description is:

```
// 2-to-1 Multiplexer module
module mux_2 (out, i0, i1, sel);           // header
input i0, i1, sel;                       // input & output ports
output out;
wire x1, x2, x3;                         // internal nets
or (out, x2, x3);                         // form output
and (x2, i0, x1);                         // i0 • sel'
and (x3, i1, sel);                       // i1 • sel
not (x1, sel);                            // invert sel
endmodule
```

# Verilog Language Structure

---

## Language conventions:

Tokens: Verilog code contains a stream of “tokens”.

Tokens can be comments, delimiters, numbers, strings, identifiers and keywords.

Case sensitivity: Verilog is case sensitive. Keywords are in lowercase.

Whitespace: Blank spaces, tabs and newlines are ignored. Exceptions are when it separates tokens or when it appears in strings.

# Verilog Language Structure

---

## Language conventions:

Comments: Comments follow normal “C” conventions.

A “//” starts a one-line comment. Everything that appears after the “//” to the end of line (newline) is treated as a comment.

*a = b && c; // The rest of this line is a comment*

A multiple-line comment begins with “/\*” and ends with “\*/”. Multi-line comments cannot be nested.

*/\* This is a multiple line  
comment\*/*

# Verilog Language Structure

---

## Language conventions:

Operators: There are three types of operators:

Unary - single operand. Operator precedes operand.

Binary - two operands. Operator appears between the two operands.

Ternary - three operands. Two operators separate the three operands.

Statement terminator: Most Verilog statements end with a semicolon.



# Verilog Language Structure

## Language conventions: Numbers & Values

Sized numbers: *<size>'<base format><value>*

*<size>*: specifies number of bits in number (in decimal)

*<base format>*: decimal ('d, 'D); hexadecimal ('h, 'H);  
binary ('b, 'B); octal ('o, 'O)

*<value>*: digits (in base format) of the numeric value

```
6'b100111 // 6-bit binary number
16'h7FFE  // 16-bit hexadecimal number
8'd133    // 8-bit decimal number
```

# Verilog Language Structure

## Language conventions: Numbers & Values

Unsigned numbers: '*<base format><value>*

Number of bits is simulator & machine dependent ( $\geq 32$ ).

```
'b100111    // 32-bit number (00...100111)
'h7FFE      // 32-bit number (00007FFE)
'd2468      // 32-bit decimal number
```

Note: If *<base format>* is omitted, decimal is assumed.

So: 123456 is the same as 'd123456

# Verilog Language Structure

## Language conventions: Numbers & Values

In addition to normal numeric values, Verilog provides two special values, **x** and **z**.

**x** denotes an unknown or undefined value.

**z** denotes a “high impedance” value

```
16'h7FEx // 16-bit value, low order 4 bits unknown
```

```
8'bxx001100 // 8-bit value, most significant 2 bits  
              unknown.
```

```
8'hzz // 8-bit value, all bits high impedance.
```

# Verilog Language Structure

## Language conventions: Numbers & Values

Zero fill / extension: If a numeric value does not contain enough digits to fill the specified number of bits, the high order bits are filled with zeros. If the most significant bit specified is an **x** or **z**, the **x/z** is left extended to fill the bit field.

$16'h39 \Rightarrow 16'h0039 \Rightarrow 0000\ 0000\ 0011\ 1001$

$8'hz \Rightarrow 8'hzz \Rightarrow zzzz\ zzzz$

Negative numbers: Specified by preceding the *<size>* with a minus (negative) symbol. Values will be stored as the two's complement of the given value.

# Verilog Language Structure

---

## Language conventions: Data types

<u>Logic value:</u>	0	Logic zero, false condition
	1	Logic one, true condition
	x	Unknown / undefined value
	z	High impedance, floating state


Note 1: In a physical implementation, the value x cannot exist. A logic signal will be either 0, 1, or z.

Note 2: There is no prescribed relationship between a logic state and the physical manifestation of that state.

# Verilog Language Structure

## Language conventions: Nets, Registers & Vectors

Nets represent connections between hardware components.



a, b, c, & d are nets.

Nets are declared by keyword **wire**.

```
wire d;      // declare output as net d.  
wire b, c;   // declare two wires in same statement
```

# Verilog Language Structure

---

## Language conventions: Nets, Registers & Vectors

Nets: The logical value of a net is set by the output of its driver. If there is no driver, the net value is **z**.

“Net” is not a keyword -- it is a class of data types.

Some keywords for types of nets are: **wire**, **wand**, **wor**, **tri**, **triand**, **trior**, **triereg**, etc.

A net can be given an fixed logic value as it is declared.

Example: `wire a = 1'b1;`

# Verilog Language Structure

---

## **Language conventions: Nets, Registers & Vectors**

Registers provide data storage. In Verilog, *register* simply means a variable that can hold a value.

A Verilog register is not the same as a hardware register.

A register does not need a driver. They also do not need a clock like a hardware register does. Values are changed by assigning a new value to the register.

Confused? In Verilog, we do not explicitly declare hardware registers. The context of the description determines if a physical register exists.



# Verilog Language Structure

---

## Language conventions: Nets, Registers & Vectors

Registers are declared by the keyword **reg**. The default value for a **reg** data type is **x**.

```
reg start; // declares register "start"  
reg reset, clock; // declares registers reset & clock
```

Vector & scalar data types: Nets and **reg** data types can be declared as vectors (multiple-bit data) or as scalars (single-bit data). If the width of a data variable is not declared, scalar is assumed.

# Verilog Language Structure

## Language conventions: Nets, Registers & Vectors

### Vector and scalar declarations

Vectors can be specified by declaring the range of bit numbers with the variable name. The form of the

declaration is:            [<high#>: <low#>] <variable> ;  
                          or            [<low#>: <high#>] <variable> ;

```
wire [7:0] BYTE;        // declare 8-bit data.  
reg [15:0] INFO;       // declare 16-bit register.  
reg [0:11] DATA;      // declare 12-bit register
```

# Verilog Language Structure

---

## Language conventions: Nets, Registers & Vectors

Note: The bit numbers can run in either direction but the left-hand number of the pair in the brackets is always the most significant bit of the vector.

So, in the following declarations:

```
reg [15:0] INFO;    // declare 16-bit register.  
reg [0:31] DATA;  // declare 32-bit register
```

bit 15 of INFO and bit 0 of DATA are the MSB's.

Note: For lecture, notes, etc. I will be assuming that bit 0 will be the Least Significant Bit. .

# Verilog Language Structure

---

## Language conventions: Nets, Registers & Vectors

Note: While bit numbering in a declaration conventionally includes bit 0, it is not required. `wire [1:10] STUFF;` is also a valid declaration.

So: For those who are “zero challenged” you could number the bits of a byte as 8:1 instead of 7:0. Just bear in mind, all class notes will use the “zero-relative” numbering.

# Verilog Language Structure

---

## **Language conventions:** Nets, Registers & Vectors

As seen from previous examples of scalar declaration, multiple vectors can be declared on a single line. So the declaration of INFO and DATA from above could be written as:

```
reg [15:0] INFO, [31:0] DATA;
```

Likewise, the declaration of 8-bit registers A, B & C could be written as:

```
reg [7:0]A, [7:0]B, [7:0]C;
```

# Verilog Language Structure

---

## **Language conventions: Nets, Registers & Vectors**

When a list of variables is given in a declaration, Verilog assumes that each variable is sized according to the last size specification seen as that line is scanned. This allows a set of same-sized vectors to be declared without explicitly specifying the size of each one.

Thus the declaration of 8-bit registers A, B & C can be written as:

```
reg [7:0]A, B, C;
```

Note: While a mixed specification line such as:

```
reg [7:0] A, B, C, [15:0] DATA;
```

is allowed, it is discouraged since it could be confusing.

# Verilog Language Structure

## Language conventions: Nets, Registers & Vectors

### Specifying parts of vectors:

Given vector declarations, it is possible to reference parts of a register (down to a single bit). The format of the reference follows the pattern <vector> [ <bit range>].

```
INFO [5]      // bit 5 of INFO  
INFO [11:8]   // second nibble of INFO (bits 11-8)  
DATA [7:0]    // most significant byte of DATA
```

# Verilog Language Structure

---

## Language conventions:

Integer data type: A general purpose register data type for manipulating integer values. They are declared by the keyword **integer**. Values are 32 bit signed values.

These are rarely used in the description of a hardware module but are frequently useful in the Test Fixture.

Time data type: A special register which tracks simulation time. Declared with keyword **time**. A system function **\$time** accesses the current simulation time.



# Verilog Language Structure

---

## Module interconnections: Ports

A digital module must have the ability to interconnect with its environment. This requires the definition of input and output **ports**.

It is through these ports that all information is passed between modules. Thus an integral part of the definition of a module is the declaration of its ports.

# Verilog Language Structure

## Module interconnections: Ports

There are three types of ports which can be declared in Verilog.

<b>input</b>	Input only port
<b>output</b>	Output only port
<b>inout</b>	Bidirectional port

Ports are declared with the syntax:

`<port_type> { [<size>] } <name>`

```
input clock, reset;           // single bit input signals
input [15:0] DATA;          // 16-bit input word
output data_strobe;          // single-bit output signal
output [7:0] RESULT;         // output byte
```

# Verilog Language Structure

---


## Module interconnections: Ports

Within a Verilog system model, module interconnections occur at two levels:

- Peer to peer: modules interconnect with each other:



- Hierarchical: one module incorporates the other.



# Verilog Language Structure

---

## Module interconnections: Ports

Port connections must observe a set of rules about the type of signal (both internal & external) they connect to.

Inputs: Internally ports must be a *net* (typ. *Wire*). The external source may be either a **reg** or a *net*.

Outputs: The internal source for an output port can be either a *reg* or a *net*. The external destination must be a *net*.

Inouts: The inout ports must be connected to nets both internally and externally.

# Gate-Level Modeling : Basic elements

---

Gate-level modeling is the lowest level of design description in Verilog.

(Actually there is a lower level -- transistor level.)

Verilog models at the gate level consists of directly specifying the interconnections of fundamental logic elements (AND, OR, etc.).

The available logic elements at the gate level are:  
**and, nand, or, nor, xor, xnor, not, buf, notif & bufif.**  
(All these are keywords.)

## Gate-Level Modeling : Basic elements

---

The functionality of these basic logic gates are self-explanatory with the exception of **buf**, **notif** & **bufif**.

**buf** is simply a non-inverting buffer gate. It is transparent from a logical sense but may be required for implementation.

**notif** & **bufif** are tri-state versions of the not & buf gates. These gates have a extra control line which enables the gate when true and places the gate into the high-impedance **z** state when false.

# Gate-Level Modeling

Description of a module at the gate level consists of the declarations (header, ports, variables) and a series of instantiations of the base logic elements. Through the instantiations, the wiring of the module is specified.



The format of a gate-level instantiation is:

`<gate_type> <i_name> (<out_name>, <in_name_list>);`

```
and q1 (q1_out, q1_in1, q1_in2);           // 2-input AND
or  q2 (q2_out, q2_in1, q2_in2, q2_in3);   // 3-input OR
not  q3 (q3_out, q3_in);                   // inverter
notif q4 (q4_out, q4_in, control);         // tri-state inverter
```

# Gate-Level Modeling

## 2-to-1 Multiplexer




```
// 2-to-1 Multiplexer module
module mux_2 (out, i0, i1, sel);           // header
input i0, i1, sel;                       // input & output ports
output out;
wire x1, x2, x3;                         // internal nets
```



# Gate-Level Modeling

## 2-to-1 Multiplexer



```
or (out, x2, x3);           // form output
    and (x2, i0, x1);       // i0 • sel'
and (x3, i1, sel);         // i1 • sel
not (x1, sel);             // invert sel

endmodule
```

# Gate-Level Modeling

---

## 2-to-1 Multiplexer

So the complete module description is:

```
// 2-to-1 Multiplexer module
module mux_2 (out, i0, i1, sel);           // header
input i0, i1, sel;                       // input & output ports
output out;
wire x1, x2, x3;                         // internal nets
or (out, x2, x3);                         // form output
and (x2, i0, x1);                         // i0 • sel'
and (x3, i1, sel);                       // i1 • sel
not (x1, sel);                            // invert sel
endmodule
```

# Dataflow Modeling

---

## Continuous assignment

The next level of design abstraction above gate-level design is dataflow. Dataflow descriptions are created with the use of continuous assignment statements.

A continuous assignment statement begins with the keyword **assign**. The format of a continuous assignment statement is:

**assign** <variable\_name> = <assignment>;

where <assignment> is a constant, variable or expression

# Dataflow Modeling

---

## Continuous assignment

A continuous assignment statement must observe the following protocols:

1. The left hand side must be a scalar or vector net. The LHS cannot be a register.
2. Assignments are always active. As soon as a right hand side variable changes, the LHS is updated.
3. The operands on the RHS can be registers or nets. Registers or nets can be scalars or vectors.

Note: These protocols imply that a continuous assignment statement describes combinational logic.

# Dataflow Modeling

## Continuous assignment

Typical assign statements are:

- `assign out = i1 & i2; // out is a scalar net, i1 & i2 are  
// scalar nets or registers`
- `assign SUM = A + B; // SUM is a vector net, A & B  
//are vector nets or registers`

In addition to writing an assign statement in the body of the module description, it can also be written as part of the declaration of the net which receives its result.

```
wire out;                               wire out = in1 & in2;  
assign out = in1 & in2;
```

# Dataflow Modeling

---

## 2-to-1 Multiplexer

The 2-to-1 single-bit multiplexer was implemented previously using a gate-level Verilog module description. Now consider the same implementation using dataflow modeling.

First, it should be rather obvious that except for the description of the module functionality, the remainder of the Verilog description will be unchanged.

Second, recognize that a continuous assignment statement using the conditional operator completely describes the functionality of the multiplexer.

# Dataflow Modeling

---

## 2-to-1 Multiplexer

So, the revised module description becomes:

```
// 2-to-1 Multiplexer module
module mux_2 (out, i0, i1, sel);           // header
input i0, i1, sel;                       // input & output ports
output out;
assign out = sel ? i1 : i0;           // cont. assignm't for mux
endmodule
```

# Dataflow Modeling

---

## 4-bit Multiplexer

Given the simplicity of implementing the 2-to-1 Multiplexer at the dataflow level, now consider the 4-bit Multiplexer.

With a modest amount of thought we realize that the Verilog description for the 4-bit Multiplexer will be virtually identical to the single-bit unit.

The only difference is that the input and output data are vectors instead of scalars.



# Dataflow Modeling

---

## 4-bit Multiplexer

So the code for the 4-bit mux becomes:

```
// Four-bit 2-to-1 multiplexer
module mux_4bit (Out, A, B, sel);
input [3:0] A, B;
input sel;
output [3:0] Out;
assign Out = sel ? B, A;
endmodule
```

And we don't need to incorporate the mux\_2 module into this module.

# Behavioral Modeling

---

## Introduction

Behavioral modeling is the highest level of abstraction using Verilog as a design tool. At this level, the designer is able to focus on the functionality of the module instead of having to be concerned about the underlying hardware structure.

(Actually in the final stages of design, the designer should be aware of the hardware being implemented.)

What makes behavioral modeling superior to the other design levels studied?

# Behavioral Modeling

---

## Structure

The basic element of the structure of a behavioral description is the procedural block.

A behavioral module description may contain one or more procedural blocks.

Verilog provides two types of procedural blocks: the **initial** block and the **always** block.

In a programming language like C, statement execution is sequential and mutually exclusive. On the other hand, Verilog is a concurrent language. So activities in Verilog run concurrently. The **initial** and **always** blocks define these concurrent structures.

# Behavioral Modeling

---

## Structure

Within procedural blocks, related sequences of behavioral statements must be grouped. In Verilog, these statements are grouped between the keywords **begin** and **end**.

(These keywords fit in the language context similar to the { and } characters which group statements in **C**.)

If the procedural block contains only a single behavioral statement, the **begin** and **end** are not necessary.

Also note that **begin** and **end** are not terminated with a semicolon.

# Behavioral Modeling

---

## Always blocks

A digital module is normally a continuously active unit. All sequential machines (which covers most digital modules) require either an external signal or a synchronizing clock to cause them to step through their sequence of operation.

This continuous (and often synchronized) operation is provided by the **always** procedural block. The **always** block starts at time 0 and continuously executed the behavioral statements inside the block continuously (read loop).

# Behavioral Modeling

---

## Always blocks

As shown, the **always** block is continuously executed subject to any delays inserted within the procedural block. But what if we want to synchronize the execution of the procedural block with some event (usually external)?

Verilog provides for “event-based timing control” where the execution of an always block is to occur only when a synchronizing event occurs.

The format of the synchronized **always** statement is:

**always @ (<synchronizing event(s)>)**

# Behavioral Modeling

Always blocks

A <synchronizing event> can be one of the following:

- Execute whenever the value of the listed variable changes.

always @ (clock)	executes its procedural block whenever <i>clock</i> changes state
------------------	---

always @ (A)	executes its procedural block whenever the value of vector A changes.
--------------	---

# Behavioral Modeling

---

## Always blocks

In addition to the simple synchronizing events listed, they can be combined to provide multiple events which trigger the procedural block. Here, the triggering events are Ored.

`always @ (A or B)` executes the procedural block whenever *A or B* changes value.



# Behavioral Modeling

---

## Procedural Assignments

The left-hand side of a procedural assignment can be any of the following:

- A **reg**, integer or memory element.  
`SUM = A + B; // SUM is set to A + B`
- A bit-select of a variable.  
`SR[5] = &Q; // Set bit 5 of SR to 1 if Q is all 1's`
- A part-select of a variable.  
`SR[2:1] = i_lev; // Set bits 2 & 1 to the value of I_lev.`
- A concatenation of any of the above.

# Behavioral Modeling

Some examples of Conditional Statements are:

```
if (ready) TEMP = INPUT;  
// if ready is true, vector INPUT is stored in register  
// TEMP,
```

```
if (count_up) CNT = CNT + 1; else CNT = CNT -1;  
// if count_up is true (1) CNT is incremented, otherwise  
// CNT is decremented
```

```
// Set QUANTA to which interval of 20 the value of A is in.  
if (A >= 8'd80) QUANTA = 5;  
else if (A >= 8'd60) QUANTA = 4;  
else if (A >= 8'd40) QUANTA = 3;  
else if (A >= 8'd20) QUANTA = 2;  
else QUANTA = 1;
```

# Behavioral Modeling

---

## Conditional Statements

The syntax of the case statement is:

```
case (<expression>)  
  <alternative 1>: <statement 1*>;  
  <alternative 2>: <statement 1*>;  
  . . .  
  <alternative n>: <statement n*>;  
  default: <default statement*>;  
endcase
```

The value of <expression> is matched to <alternatives> in sequence, For the first <alternative> that matches, the corresponding <statement> is executed. If no alternatives match, <default statement> is executed.

# Behavioral Modeling

## Conditional Statements

Using the previous example of an ALU, the corresponding implementation using a case statement is:

```
case (alu_ctrl)
  3'd0: ALU_OUT = ALU_IN1 + ALU_IN2;
  3'd1: ALU_OUT = ALU_IN1 - ALU_IN2;
  3'd2: ALU_OUT = ALU_IN1 & ALU_IN2;
  3'd3: ALU_OUT = ALU_IN1 | ALU_IN2;
  3'd4: ALU_OUT = ALU_IN1 ^ ALU_IN2;
  default: ALU_OUT = 16'd0;
endcase
```


Which may not be significantly more compact than the if - else if - else implementation but is more readable.

# Behavioral Modeling

## Conditional Statements

In some respects, the case statement acts like a many-to-one multiplexer, i.e. selecting one result from a number of possible results.

With this in mind, consider modeling a byte-wide four-to-one multiplexer, e.g. select 1 of four bytes for output.



# Behavioral Modeling

## Conditional Statements

```
module mux4_to_1 (A, B, C, D, OUT, select);
input [7:0] A, B, C, D;
input [1:0] select;
output [7:0] OUT;
reg [7:0] OUT;
always @ (A or B or C or D or select)
case (select)
  2'd0: OUT = A;
  2'd1: OUT = B;
  2'd2: OUT = C;
  2'd3: OUT = D;
endcase
end
```