

01001110010000110101001101010101

More on Decoders and Muxes

4e435355

1,313,035,093

ECGR2181

Lecture Notes 2A

1.525 × 2²⁹



Logic System Design I


Making Larger Components

- Consider destination then use component given to work toward solution.
 - Think about the functionality of the destination component
 - Think about what the given parts can do
 - Then, bring it all together
-
- Finally, once design is done make a couple of test cases to see if the design is valid. If not, repeat from start.



Making Large Muxes


- i.e., construct a 16-input mux from any number of 4-input muxes



Example Continued


T.T. Goal:

S_3	S_2	S_1	S_0	Y	$Z_?$
0	0	0	0	i ₀	Z_0
0	0	0	1	i ₁	Z_0
0	0	1	0	i ₂	Z_0
0	0	1	1	i ₃	Z_0
0	1	0	0	i ₄	Z_1
0	1	0	1	i ₅	Z_1
0	1	1	0	i ₆	Z_1
0	1	1	1	i ₇	Z_1
1	0	0	0	i ₈	Z_2
1	0	0	1	i ₉	Z_2
1	0	1	0	i ₁₀	Z_2
1	0	1	1	i ₁₁	Z_2
1	1	0	0	i ₁₂	Z_3
1	1	0	1	i ₁₃	Z_3
1	1	1	0	i ₁₄	Z_3
1	1	1	1	i ₁₅	Z_3




Signal Flow Illustrated

S_3	S_2	S_1	S_0	Y
0	0	0	0	i_0
0	0	0	1	i_1
0	0	1	0	i_2
0	0	1	1	i_3
0	1	0	0	i_4
0	1	0	1	i_5
0	1	1	0	i_6
0	1	1	1	i_7
1	0	0	0	i_8
1	0	0	1	i_9
1	0	1	0	i_{10}
1	0	1	1	i_{11}
1	1	0	0	i_{12}
1	1	0	1	i_{13}
1	1	1	0	i_{14}
1	1	1	1	i_{15}



Signal Flow Illustrated, again


S_3	S_2	S_1	S_0	Y
0	0	0	0	i_0
0	0	0	1	i_1
0	0	1	0	i_2
0	0	1	1	i_3
0	1	0	0	i_4
0	1	0	1	i_5
0	1	1	0	i_6
0	1	1	1	i_7
1	0	0	0	i_8
1	0	0	1	i_9
1	0	1	0	i_{10}
1	0	1	1	i_{11}
1	1	0	0	i_{12}
1	1	0	1	i_{13}
1	1	1	0	i_{14}
1	1	1	1	i_{15}



Enable Lines

T.T. Goal:


G	S ₃	S ₂	S ₁	S ₀	Y
0	x	x	x	x	0
1	0	0	0	0	i ₀
1	0	0	0	1	i ₁
1	0	0	1	0	i ₂
1	0	0	1	1	i ₃
1	0	1	0	0	i ₄
1	0	1	0	1	i ₅
1	0	1	1	0	i ₆
1	0	1	1	1	i ₇
1	1	0	0	0	i ₈
1	1	0	0	1	i ₉
1	1	0	1	0	i ₁₀
1	1	0	1	1	i ₁₁
1	1	1	0	0	i ₁₂
1	1	1	0	1	i ₁₃
1	1	1	1	0	i ₁₄
1	1	1	1	1	i ₁₅



Enable Lines, Continued

16-input Mux, w/ 2 enable inputs {1 active-high (G_0) & 1 active-low (G_1)}


G_1	G_0	S_3	S_2	S_1	S_0	Y
x	0	x	x	x	x	0
1	x	x	x	x	x	0
0	1	0	0	0	0	i_0
0	1	0	0	0	1	i_1
0	1	0	0	1	0	i_2
0	1	0	0	1	1	i_3
0	1	0	1	0	0	i_4
0	1	0	1	0	1	i_5
0	1	0	1	1	0	i_6
0	1	0	1	1	1	i_7
0	1	1	0	0	0	i_8
0	1	1	0	0	1	i_9
0	1	1	0	1	0	i_{10}
0	1	1	0	1	1	i_{11}
0	1	1	1	0	0	i_{12}
0	1	1	1	0	1	i_{13}
0	1	1	1	1	0	i_{14}
0	1	1	1	1	1	i_{15}



Enable Lines, Continued

16-input Mux, w/ 2 enable inputs {1 active-high (G_0) & 1 active-low (G_1)}


G_1	G_0	S_3	S_2	S_1	S_0	Y
x	0	x	x	x	x	0
1	x	x	x	x	x	0
0	1	0	0	0	0	i_0
0	1	0	0	0	1	i_1
0	1	0	0	1	0	i_2
0	1	0	0	1	1	i_3
0	1	0	1	0	0	i_4
0	1	0	1	0	1	i_5
0	1	0	1	1	0	i_6
0	1	0	1	1	1	i_7
0	1	1	0	0	0	i_8
0	1	1	0	0	1	i_9
0	1	1	0	1	0	i_{10}
0	1	1	0	1	1	i_{11}
0	1	1	1	0	0	i_{12}
0	1	1	1	0	1	i_{13}
0	1	1	1	1	0	i_{14}
0	1	1	1	1	1	i_{15}



The New Mux


Here is a the TT & symbol for our shinny new 16-input Mux, with 2 enable lines

G₁	G₀	S₃	S₂	S₁	S₀	Y
x	0	x	x	x	x	0
1	x	x	x	x	x	0
0	1	0	0	0	0	i ₀
0	1	0	0	0	1	i ₁
0	1	0	0	1	0	i ₂
0	1	0	0	1	1	i ₃
0	1	0	1	0	0	i ₄
0	1	0	1	0	1	i ₅
0	1	0	1	1	0	i ₆
0	1	0	1	1	1	i ₇
0	1	1	0	0	0	i ₈
0	1	1	0	0	1	i ₉
0	1	1	0	1	0	i ₁₀
0	1	1	0	1	1	i ₁₁
0	1	1	1	0	0	i ₁₂
0	1	1	1	0	1	i ₁₃
0	1	1	1	1	0	i ₁₄
0	1	1	1	1	1	i ₁₅




Mux Implementation of Combinational Logic

- Make an inverter out of a 4-input Mux



G	S ₁	S ₀	Y
0	x	x	0
1	0	0	i ₀
1	0	1	i ₁
1	1	0	i ₂
1	1	1	i ₃



- Start with the Mux, keep an eye on the TT.
- Configure the inputs such that ...
 - when $G1 = '0'$ the output will equal ' 1 '
 - and, when $G1 = '1'$ the output will equal ' 0 '
- Enable the Mux always.
- Never leave unused inputs unconnected.

Mux Implementation of Boolean Expression

- More complex design ... $F(a,b,c)$
 - For a 8-input mux the output can be described as

$$Y = i_0(S_2'S_1'S_0') + i_1(S_2'S_1'S_0) + i_2(S_2'S_1S_0') + i_3(S_2'S_1S_0) + \dots \\ \dots + i_4(S_2S_1'S_0') + i_5(S_2S_1'S_0) + i_6(S_2S_1S_0') + i_7(S_2S_1S_0)$$

1. Connect the inputs of the function (a,b,c) to the select lines of the mux ... with a connected to S_3

$$Y = i_0(a'b'c') + i_1(a'b'c) + i_2(a'bc') + i_3(a'bc) + i_4(ab'c') + i_5(ab'c) + i_6(abc') + i_7(abc)$$


Continued →



Mux Implementation of Boolean Expression (cont.)

2. Connect the inputs to the mux ($i_7 - i_0$) to one or zero depending upon the value in the truth table


- For $F(a,b,c) = \sum m(0,2,5,7)$... $i_0=1; i_1=0; i_2=1; i_3=0; i_4=0; i_5=1; i_6=0; i_7=1$
- $F(a,b,c) = 1(a'b'c') + 0(a'b'c) + 1(a'bc') + 0(a'bc) + 0(ab'c') + 1(ab'c) + 0(abc') + 1(abc)$
- $F(a,b,c) = a'b'c' + a'bc' + ab'c + abc$
- $F(a,b,c) = m_0 + m_2 + m_5 + m_7$
- Begin by connecting the system inputs (a,b,c) to the select lines as described above
- Connect the minterms where the function equals '1' to Vcc
- Connect the remaining mux inputs to gnd
- Connect the enable lines to the appropriate Vcc or gnd to always enable the mux
- Connect the output of the mux to the output of the system (F)



More Mux Implementation of Comb. Logic

- Implement $F(x,y,z) = \sum m(3,4,6,7)$ using a 4-input mux

x	y	z	F
0	0	0	0 → 0
0	0	1	0 → 0
0	1	0	0 → 0
0	1	1	1 → 1
1	0	0	0 → 1
1	0	1	1 → 0
1	1	0	0 → 1
1	1	1	1 → 1



- Connect the most significant two inputs to the select lines
 - Pairs of minterms (where x & y remain constant) are then considered
- For xy = 00, the output F is independent of z ... i_0 should be connected to gnd.
- For xy = 01, the output F is dependent on z ... when z = 0, F = 0 and when z = 1 F = 1; thus $i_1 = z$
- For xy = 10, the output F is dependent on z ... when z = 0, F = 1 and when z = 1 F = 0; thus $i_2 = z'$
- For xy = 11, the output F is independent of z ... F = 1 for both cases of z ... i_3 should be connected to Vcc
- Enable mux and connect the output of the mux to F

More on Decoders


- Recap:

- When enabled: the input combination value (i) is the subscript of the output that is asserted. Otherwise, the output is zero. Where i is $i_1 & i_0$ concatenated.
- When not enabled all outputs are zero.

- Making larger decoders:

- A decoder is used to select the appropriate output decoder


G	i ₁	i ₀	y ₃	y ₂	y ₁	y ₀
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0



Expanding Decoders

3x8 Decoder using only 2x4 decoders



G	i ₂	i ₁	i ₀	y ₇	y ₆	y ₅	y ₄	y ₃	y ₂	y ₁	y ₀
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



3x8 Decoder

G	i ₂	i ₁	i ₀	y ₇	y ₆	y ₅	y ₄	y ₃	y ₂	y ₁	y ₀
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

- Connect the outputs as shown
- Connect the least significant inputs to the inputs of the output decoders
- Each combination of i₁ & i₀ will produce two asserted outputs; thus, we need to enable the decoder with the desired output and disable the others ...
- Connect the first level decoder shown based on the remaining inputs. In this case, i₂ of the new decoder. When i₂ = 0, the top decoder is enabled. When i₂ = 1 the bottom decoder is enabled.
- Connect the enable for the new decoder to the enable of the first level mux.



NOTE: Unused inputs must connect to something ... unused outputs are left hanging.


4x12 Decoder (non-std.)

Decode binary word to 1-of-12 code (12 outputs)

G	G _{0..L}	I ₃	I ₂	I ₁	I ₀	Y ₁₁	Y ₁₀	Y ₉	Y ₈	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
x	1	X	x	x	x	0	0	0	0	0	0	0	0	0	0	0	0
0	x	X	x	x	x	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0
1	0	0	0	1	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	1	1	0	0	0	0	1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0




4-to-12 Decoder (non-std.)



4-to-16 Decoder

- 4x16 Decoder with an active-high enable



Demultiplexer (demux)

- A demux performs the reverse operation from the mux
- The demux routes one input to 1-of-n outputs based on the select-line input combination
- System description for 4 output demux (2 select-lines)
 - $y_0 = i \cdot s_1' \cdot s_0'$
 - $y_1 = i \cdot s_1' \cdot s_0$
 - $y_2 = i \cdot s_1 \cdot s_0'$
 - $y_3 = i \cdot s_1 \cdot s_0$
- Recall from the decoder a description could be given as follows:
 - $y_0 = G \cdot s_1' \cdot s_0'$
 - $y_1 = G \cdot s_1' \cdot s_0$
 - $y_2 = G \cdot s_1 \cdot s_0'$
 - $y_3 = G \cdot s_1 \cdot s_0$

Demux (concluded)

- You can see, from the previous expressions, that the demux could be implemented with a decoder that has an enable
 - Just connect I to G of the decoder and you have a demux.
- Warning: Most CAD tools rely on the user knowing this fact ...
... the libraries do not contain any demuxes, just decoders.

