

# Digital Design

## Chapter 4A: Datapath Components (Combinational)

Slides to accompany the textbook *Digital Design*, First Edition,  
by Frank Vahid, John Wiley and Sons Publishers, 2007.  
<http://www.ddvahid.com>

Copyright © 2007 Frank Vahid

*Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as unanimated pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may not be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <http://www.ddvahid.com> for information.*

## Chapter 4 – Combinational Datapath Components

- More advanced common combinational building blocks, generally used to process data in a digital system.
- From the reading list on the website...
  - 4.3 – Adders
  - 4.5 – Comparators
  - 4.7 – Multiplier – Array style
  - 4.8 – Subtractor
  - 4.9 – ALUs (Arithmetic-Logic Units)



## Adders

- Adds two N-bit binary numbers
  - 2-bit adder: adds two 2-bit numbers, outputs 3-bit result
  - e.g.,  $01 + 11 = 100$  ( $1 + 3 = 4$ )
- Can design using combinational design process of Ch 2, but doesn't work well for reasonable-size N
  - Why not?

Inputs				Outputs		
a1	a0	b1	b0	c	s1	s0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0



## Why Adders Aren't Built Using Standard Combinational Design Process


- Truth table too big
  - 2-bit adder's truth table shown
    - Has  $2^{(2+2)} = 16$  rows
  - 8-bit adder:  $2^{(8+8)} = 65,536$  rows
  - 16-bit adder:  $2^{(16+16)} = \sim 4$  billion rows
  - 32-bit adder: ...
- Big truth table with numerous 1s/0s yields big logic
  - Plot shows number of transistors for N-bit adders, using state-of-the-art automated combinational design tool

	Inputs				Outputs		
	a1	a0	b1	b0	c	s1	s0
0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	1	0	1	1
0	1	0	0	0	0	0	1
0	1	0	1	1	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	1	1	0	0
1	0	0	0	0	0	1	0
1	0	0	1	1	0	1	1
1	0	1	0	0	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	0	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	0	0	1	1
1	1	1	1	1	1	0	0
1	1	1	1	1	1	1	0

### Q: Predict number of transistors for 16-bit adder

A: 1000 transistors for  $N=5$ , doubles for each increase of  $N$ . So transistors =  $1000 \cdot 2^{(N-5)}$ . Thus, for  $N=16$ , transistors =  $1000 \cdot 2^{(16-5)} = 1000 \cdot 2048 = 2,048,000$ .

<sup>a</sup> Way too many!




Digital Design  
Copyright © 2006  
Frank Vahid

## Alternative Method to Design an Adder: Imitate Adding by Hand


- Alternative adder design: mimic how people do addition by hand

- One column at a time
  - Compute sum, add carry to next column



## Alternative Method to Design an Adder: Imitate Adding by Hand

- Create component for each column
  - Adds that column's bits, generates sum and carry bits



Digital Design  
Copyright © 2006  
Frank Vahid

Half-adder

6

# Half-Adder

- **Half-adder:** Adds 2 bits, generates sum and carry
- Design using combinational design process from Ch 2

Step 1: Capture the function



Inputs		Outputs	
a	b	co	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Step 2: Convert to equations

$$co = ab$$

$$s = a'b + ab' \text{ (same as } s = a \text{ xor } b)$$


Step 3: Create the circuit



Digital Design  
Copyright © 2006  
Frank Vahid

# Full-Adder

- **Full-adder:** Adds 3 bits, generates sum and carry
- Design using combinational design process from Ch 2



## Step 1: Capture the function

Inputs			Outputs	
a	b	ci	co	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

## Step 2: Convert to equations

$$co = a'bc + ab'c + abc' + abc$$

$$co = a'bc + abc + ab'c + abc + abc' + abc$$

$$co = (a'+a)bc + (b'+b)ac + (c'+c)ab$$

$$co = bc + ac + ab$$
  


$$s = a'b'c + a'bc' + ab'c' + abc$$

$$s = a'(b'c + bc') + a(b'c' + bc)$$

$$s = a'(b \text{ xor } c)' + a(b \text{ xor } c)$$

$$s = a \text{ xor } b \text{ xor } c$$

## Step 3: Create the circuit





Digital Design  
Copyright © 2006  
Frank Vahid






## Carry-Ripple Adder

- Using half-adder and full-adders, we can build adder that adds like we would by hand
- Called a *carry-ripple adder*
  - 4-bit adder shown: Adds two 4-bit numbers, generates 5-bit output
    - 5-bit output can be considered 4-bit “sum” plus 1-bit “carry out”
  - Can easily build any size adder




## Carry-Ripple Adder


- Using full-adder instead of half-adder for first bit, we can include a “carry in” bit in the addition
  - Will be useful later when we connect smaller adders to form larger adders



## Carry-Ripple Adder's Behavior



Assume all inputs initially 0



**0111 + 0001**  
(answer should be 01000)

Output after 2 ns (1 FA Delay)




Digital Design  
Copyright © 2006  
Frank Vahid

Wrong answer -- something wrong? No -- just need more time for carry to ripple through the chain of full adders.


11

# Carry-Ripple Adder's Behavior


**0111+0001**  
 (answer should be 01000)




Outputs after 4ns (2 FA delays)



Outputs after 6ns (3 FA delays)



Output after 8ns (4 FA delays)




Correct answer appears after 4 FA delays



Digital Design  
 Copyright © 2006  
 Frank Vahid


## Cascading Adders



Digital Design  
Copyright © 2006  
Frank Vahid

## Adder Example: DIP-Switch-Based Adding Calculator

- Goal: Create calculator that adds two 8-bit binary numbers, specified using DIP switches
  - DIP switch: Dual-inline package switch, move each switch up or down
  - Solution: Use 8-bit adder




Digital Design  
Copyright © 2006  
Frank Vahid

## Adder Example: DIP-Switch-Based Adding Calculator

- To prevent spurious values from appearing at output, can place register at output
  - Actually, the light flickers from spurious values would be too fast for humans to detect -- but the principle of registering outputs to avoid spurious values being read by external devices (which normally aren't humans) applies here.

For now think of a register as a way to hold a value when  $ld$  is asserted.


We will learn more about registers later in this course.



Digital Design  
Copyright © 2006  
Frank Vahid

# Adder Example: Compensating Weight Scale

- Weight scale with compensation amount of 0-7
  - To compensate for inaccurate sensor due to physical wear
  - Use 8-bit adder





Digital Design  
Copyright © 2006  
Frank Vahid



## Comparators

- **N-bit equality comparator:** Outputs 1 if two N-bit numbers are equal
  - 4-bit equality comparator with inputs A and B
    - $a_3$  must equal  $b_3$ ,  $a_2 = b_2$ ,  $a_1 = b_1$ ,  $a_0 = b_0$ 
      - Two bits are equal if both 1, or both 0
      - $eq = (a_3b_3 + a_3'b_3') * (a_2b_2 + a_2'b_2') * (a_1b_1 + a_1'b_1') * (a_0b_0 + a_0'b_0')$
    - Recall that XNOR outputs 1 if its two input bits are the same
      - $eq = (a_3 \text{ xnor } b_3) * (a_2 \text{ xnor } b_2) * (a_1 \text{ xnor } b_1) * (a_0 \text{ xnor } b_0)$

0110 = 0111 ?



Digital Design  
Copyright © 2006  
Frank Vahid

## Magnitude Comparator

- ***N-bit magnitude comparator***: Indicates whether  $A > B$ ,  $A = B$ , or  $A < B$ , for its two  $N$ -bit inputs  $A$  and  $B$

– How design?

- Consider how compare by hand.
- First compare  $a_3$  and  $b_3$ . If equal, compare  $a_2$  and  $b_2$ . And so on.
- Stop if comparison not equal -- whichever's bit is 1 is greater.
- If never see unequal bit pair,  $A = B$ .

$A = 1011$   $B = 1001$

**1**011    **1**001 **Equal**

**1**011    **1**001 **Equal**


**1**011    **1**001 **Unequal**

**So  $A > B$**




# Magnitude Comparator

- By-hand example leads to idea for design
  - Start at left, compare each bit pair, pass results to the right
  - Each bit pair called a stage
  - Each stage has 3 inputs indicating results of higher stage, passes results to lower stage



(a)




(b)



Digital Design  
Copyright © 2006  
Frank Vahid

## Magnitude Comparator






- Each stage:
  - $out\_gt = in\_gt + (in\_eq * a * b')$ 
    - A>B (so far) if already determined in higher stage, or if higher stages equal but in this stage a=1 and b=0
  - $out\_lt = in\_lt + (in\_eq * a' * b)$ 
    - A<B (so far) if already determined in higher stage, or if higher stages equal but in this stage a=0 and b=1
  - $out\_eq = in\_eq * (a \text{ XNOR } b)$ 
    - A=B (so far) if already determined in higher stage and in this stage a=b too
  - Simple circuit inside each stage, just a few gates (not shown)





## Internal Stage design

- *Student activity:* take a couple minutes and draw the circuit for the internals of the each stage.



# Magnitude Comparator


- How does it work?




Digital Design  
Copyright © 2006  
Frank Vahid

# Magnitude Comparator

1011 = 1001 ?



(c)



(d)


- Final answer appears on the right
- Takes time for answer to "ripple" from left to right
- Thus called "carry-ripple style" after the carry-ripple adder
  - Even though there's no "carry" involved



Digital Design  
Copyright © 2006  
Frank Vahid

## Cascaded Comparator

- Cascade these to make a 4-bit comparator




- What is the worst case propagation delay through this 4-bit Comparator?
  - Assume the propagation delay through an AND or an OR gate is  $t_p$ , and the delay through an XOR gate is  $2*t_p$  ... now calculate number of  $t_p$ 's.

Answer: Worst case through a single cell is  $3*t_p$  (from a or b thru to  $out\_eq$ ). That change on that signal now takes  $1*t_p$  to get through the next stage and so, on. Unless one of the subsequent stages are less than or greater than  $(2*t_p)$ . Thus, worst case is  $3*t_p + 2*(1*t_p) + 2*t_p = 7*t_p$ .






## Alternative faster design



## Magnitude Comparator Example: Minimum of Two Numbers

- Design a combinational component that computes the minimum of two 8-bit numbers
  - Solution: Use 8-bit magnitude comparator and 8-bit 2x1 mux
    - If  $A < B$ , pass A through mux. Else, pass B.



## Multiplier – Array Style

- Design a multiplier by mimicing multiplication by hand
  - Notice that multiplying multiplicand by 1 is same as ANDing with 1

```

0110 (the top number is called the multiplicand)
0011 (the bottom number is called the multiplier)
---- (each row below is called a partial product)
0110 (because the rightmost bit of the multiplier is 1, and 0110*1=0110)
0110 (because the second bit of the multiplier is 1, and 0110*1=0110)
0000 (because the third bit of the multiplier is 0, and 0110*0=0000)
+0000 (because the leftmost bit of the multiplier is 0, and 0110*0=0000)
-----
00010010 (the product is the sum of all the partial products: 18, which is 6*3)

```



## Multiplier – Array Style


- Generalized representation of multiplication by hand

$$\begin{array}{r}
 \begin{array}{cccc}
 & a_3 & a_2 & a_1 & a_0 \\
 x & b_3 & b_2 & b_1 & b_0 \\
 \hline
 & & b_0a_3 & b_0a_2 & b_0a_1 & b_0a_0 & (pp1) \\
 & & b_1a_3 & b_1a_2 & b_1a_1 & b_1a_0 & 0 & (pp2) \\
 & & b_2a_3 & b_2a_2 & b_2a_1 & b_2a_0 & 0 & 0 & (pp3) \\
 + & b_3a_3 & b_3a_2 & b_3a_1 & b_3a_0 & 0 & 0 & 0 & (pp4) \\
 \hline
 p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0
 \end{array}
 \end{array}$$




# Multiplier – Array Style

- Multiplier design – array of AND gates



Digital Design  
 Copyright © 2006  
 Frank Vahid

# Multiplier – Array Style (alternative)




## Multiplier – Simulation of alt. crkt.

/top_tb/a	0	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34		
/top_tb/b	0	0							1																					
/top_tb/p	0	0									1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
/top_tb/a	0	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
/top_tb/b	0	2													3															
/top_tb/p	0	6	8	10	12	14	16	18	20	22	24	26	28	30	0	3	6	9	12	15	18	21	24	27	30	33	36	39	42	45
/top_tb/a	0	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
/top_tb/b	0	4													5															
/top_tb/p	0	28	32	36	40	44	48	52	56	60	0	15	30	45	60	75	90	105	120	135	150	165	180	195	210	225	0	6	12	

*Notice:* all the bit-vectors (busses) are shown in unsigned integer number format. This is accomplished, in Modelsim, by right clicking on signal name and selecting (Radix -> Unsigned).

## Subtractor

- Can build subtractor as we built carry-ripple adder
  - Mimic subtraction by hand
  - Compute borrows from columns on left
    - Use full-subtractor component:
      - $w_i$  is borrow by column on right,  $w_o$  borrow from column on left




- In practice, it would be designed differently.
- Use signed numbers and  $\{ A - B \rightarrow A + (-B) \}$ 
  - more on this later ...





# Subtractor Example: DIP-Switch Based Adding/Subtracting Calculator

- Extend earlier calculator example
  - Switch  $f$  indicates whether want to add ( $f=0$ ) or subtract ( $f=1$ )
  - Use subtractor and an 8-bit, 2x1 mux



Digital Design  
Copyright © 2006  
Frank Vahid

## Subtractor Example: Color Space Converter – RGB to CMYK

- Color
  - Often represented as weights of three colors: red, green, and blue (RGB)
    - Perhaps 8 bits each, so specific color is 24 bits
      - White: R=11111111, G=11111111, B=11111111
      - Black: R=00000000, G=00000000, B=00000000
      - Other colors: values in between, e.g., R=00111111, G=00000000, B=00001111 would be a reddish purple
  - Good for computer monitors, which mix red, green, and blue lights to form all colors




- Printers use opposite color scheme
  - Because inks *absorb* light
  - Use complementary colors of RGB: Cyan (absorbs red), reflects green and blue, Magenta (absorbs green), and Yellow (absorbs blue)



## Subtractor Example: Color Space Converter – RGB to CMYK

- Printers must quickly convert RGB to CMY
  - $C=255-R$ ,  $M=255-G$ ,  $Y=255-B$
  - Use subtractors as shown



## Subtractor Example: Color Space Converter – RGB to CMYK


- Try to save colored inks
  - Expensive
  - Imperfect – mixing C, M, Y doesn't yield good-looking black
- Solution: Factor out the black or gray from the color, print that part using black ink
  - e.g., CMY of  $(250,200,200) = (200,200,200) + (50,0,0)$ .
    - $(200,200,200)$  is a dark gray – use black ink



Digital Design  
Copyright © 2006  
Frank Vahid

## Subtractor Example: Color Space Converter – RGB to CMYK

- Call black part K
  - (200,200,200): K=200
  - (Letter "B" already used for blue)
- Compute minimum of C, M, Y values
  - Use MIN component designed earlier, using comparator and mux, to compute K
  - Output resulting K value, and subtract K value from C, M, and Y values
  - Ex: Input of (250,200,200) yields output of (50,0,0,200)



Digital Design  
Copyright © 2006  
Frank Vahid


## Representing Negative Numbers: 2's Complement

- Negative numbers common
  - How represent in binary?
  - As we already know, 2's complement is the most common method of representing negative numbers in binary.
- 2's complement
  - Big advantage: Allows us to perform subtraction and addition using the same circuit.
  - Thus, only need adder component, no need for separate subtractor component!





## Two's Complement Subtractor Built with an Adder

- Using two's complement
$$A - B = A + (-B)$$
$$= A + (\text{two's complement of } B)$$
$$= A + \text{invert\_bits}(B) + 1$$
- So build subtractor using adder by inverting B's bits, and setting carry in to 1



## Adder/Subtractor

- Adder/subtractor: control input determines whether add or subtract
  - Can use 2x1 mux – sub input passes either B or inverted B
  - Alternatively, can use XOR gates – if sub input is 0, B's bits pass through; if sub input is 1, XORs invert B's bits



- Look at it another way ... what we need is a selectable buffer/inverter ...
- A 2-input XOR gate acts like a selectable buffer/inverter ... connect as shown above (b).
  - when  $ctrl = 0$ , then  $out = in$  (addition)
  - when  $ctrl = 1$ , then  $out = in'$  (subtraction)

### XOR

ctrl	in	Out
0	0	0
0	1	1
1	0	1
1	1	0

40









## Adder/Subtractor Example: Calculator

- Previous calculator used separate adder and subtractor
- Improve by using adder/subtractor, and two's complement numbers



Digital Design  
Copyright © 2006  
Frank Vahid

## Overflow

- Sometimes result can't be represented with given number of bits
  - Either too large magnitude of positive or negative
  - e.g., 4-bit two's complement addition of 0111+0001 ( $7+1=8$ ). But 4-bit two's complement can't represent number  $>7$ 
    - $0111+0001 = 1000$  WRONG answer, 1000 in two's complement is  $-8$ , not  $+8$
  - Adder/subtractor should indicate when overflow has occurred, so result can be discarded



## Detecting Overflow: Method 1

- Assuming 4-bit two's complement numbers, can detect overflow by detecting when the two numbers' sign bits are the same but are different from the result's sign bit
  - If the two numbers' sign bits are different, overflow is impossible
    - Adding a positive and negative can't exceed largest magnitude positive or negative
- Simple circuit
  - overflow =  $a_3 \oplus b_3 \oplus s_3$
  - Include "overflow" output bit on adder/subtractor

sign bits		
$\begin{array}{r} \textcircled{0} \ 1 \ 1 \ 1 \\ + 0 \ 0 \ 0 \ 1 \\ \hline \textcircled{1} \ 0 \ 0 \ 0 \end{array}$	$\begin{array}{r} \textcircled{1} \ 1 \ 1 \ 1 \\ + 1 \ 0 \ 0 \ 0 \\ \hline \textcircled{0} \ 1 \ 1 \ 1 \end{array}$	$\begin{array}{r} \textcircled{1} \ 0 \ 0 \ 0 \\ + 0 \ 1 \ 1 \ 1 \\ \hline \textcircled{1} \ 1 \ 1 \ 1 \end{array}$
overflow (a)	overflow (b)	no overflow (c)

If the numbers' sign bits have the same value, which differs from the result's sign bit, overflow has occurred.



## Detecting Overflow: Method 2


- Even simpler method: Detect difference between carry-in to sign bit and carry-out from sign bit
- Yields simpler circuit:  $\text{overflow} = c_3 \text{ xor } c_4$

1 1 1	0 0 0	0 0 0
0 1 1 1	1 1 1 1	1 0 0 0
+ 0 0 0 1	+ 1 0 0 0	+ 0 1 1 1
<hr/>	<hr/>	<hr/>
0 1 0 0 0	1 0 1 1 1	0 1 1 1 1
overflow	overflow	no overflow
(a)	(b)	(c)

If the carry into the sign bit column differs from the carry out of that column, overflow has occurred.



# Adder/Subtractor w/ Overflow: Method 2 (circuit)



## Arithmetic-Logic Unit: ALU

- **ALU:** Component that can perform any of various arithmetic (add, subtract, increment, etc.) and logic (AND, OR, etc.) operations, based on control inputs
  - Addition/subtraction
  - Increment
  - Bitwise AND, OR, NOT
  
- **Motivation:**
  - Suppose want multi-function calculator that not only adds and subtracts, but also increments, ANDs, ORs, XORs, etc.
  
  - All microprocessors have ALUs

**TABLE 4.2** Desired calculator operations

Inputs			Operation	Sample output if A=00001111, B=00000101
x	y	z		
0	0	0	S = A + B	S=00010100
0	0	1	S = A - B	S=00001010
0	1	0	S = A + 1	S=00010000
0	1	1	S = A	S=00001111
1	0	0	S = A AND B (bitwise AND)	S=00000101
1	0	1	S = A OR B (bitwise OR)	S=00001111
1	1	0	S = A XOR B (bitwise XOR)	S=00001010
1	1	1	S = NOT A (bitwise complement)	S=11110000




## Multifunction Calculator without an ALU

- Can build multifunction calculator using separate components for each operation, and muxes
  - But, too many wires, and wasted power computing all those operations when at any time you only use one of the results

TABLE 4.2 Desired calculator operations

Inputs			Operation	Sample output if A=00001111, B=00000101
x	y	z		
0	0	0	$S = A + B$	S=00010100
0	0	1	$S = A - B$	S=00001010
0	1	0	$S = A + 1$	S=00010000
0	1	1	$S = A$	S=00001111
1	0	0	$S = A \text{ AND } B$ (bitwise AND)	S=00000101
1	0	1	$S = A \text{ OR } B$ (bitwise OR)	S=00001111
1	1	0	$S = A \text{ XOR } B$ (bitwise XOR)	S=00001010
1	1	1	$S = \text{NOT } A$ (bitwise complement)	S=11110000




Digital Design  
Copyright © 2006  
Frank Vahid



# ALU


- More efficient design uses ALU
  - ALU design not just separate components multiplexed (same problem as previous slide!),
  - Instead, ALU design uses single adder, plus logic in front of adder's A and B inputs
    - Logic in front is called an arithmetic-logic extender
  - Extender modifies the A and B inputs such that desired operation will appear at output of the adder



## Arithmetic-Logic Extender in Front of ALU

TABLE 42 Desired calculator operations

Inputs			Operation	Sample output if A=00001111, B=00000101
x	y	z		
0	0	0	S = A + B	S=00010100
0	0	1	S = A - B	S=00001010
0	1	0	S = A + 1	S=00010000
0	1	1	S = A	S=00001111
1	0	0	S = A AND B (bitwise AND)	S=00000101
1	0	1	S = A OR B (bitwise OR)	S=00001111
1	1	0	S = A XOR B (bitwise XOR)	S=00001010
1	1	1	S = NOT A (bitwise complement)	S=11110000



- xyz=000: Want  $S=A+B$  – just pass a to ia, b to ib, and set cin=0
- xyz=001: Want  $S=A-B$  – pass a to ia, b' to ib, and set cin=1
- xyz=010: Want  $S=A+1$  – pass a to ia, set ib=0, and set cin=1
- xyz=011: Want  $S=A$  – pass a to ia, set ib=0, and set cin=0
- xyz=1000: Want  $S=A \text{ AND } B$  – set ia=a\*b, b=0, and cin=0
- others: likewise
- Based on above, create logic for ia(x,y,z,a,b) and ib(x,y,z,a,b) for each abext, and create logic for cin(x,y,z), to complete design of the AL-extender component




# ALU – abExt Design

x	y	z	a	b	IA	IB	Cin
0	0	0	0	0			
0	0	0	0	1			
0	0	0	1	0			
0	0	0	1	1			
0	0	1	0	0			
0	0	1	0	1			
0	0	1	1	0			
0	0	1	1	1			
0	1	0	0	0			
0	1	0	0	1			
0	1	0	1	0			
0	1	0	1	1			
0	1	1	0	0			
0	1	1	0	1			
0	1	1	1	0			
0	1	1	1	1			
1	0	0	0	0			
1	0	0	0	1			
1	0	0	1	0			
1	0	0	1	1			
1	0	1	0	0			
1	0	1	0	1			
1	0	1	1	0			
1	0	1	1	1			
1	1	0	0	0			
1	1	0	0	1			
1	1	0	1	0			
1	1	0	1	1			
1	1	1	0	0			
1	1	1	0	1			
1	1	1	1	0			
1	1	1	1	1			


TABLE 4.2 Desired calculator operations

Inputs			Operation	Sample output if A=00001111, B=0000101
x	y	z		
0	0	0	S = A + B	S=00010100
0	0	1	S = A - B	S=00001010
0	1	0	S = A + 1	S=00010000
0	1	1	S = A	S=00001111
1	0	0	S = A AND B (bitwise AND)	S=00000101
1	0	1	S = A OR B (bitwise OR)	S=00001111
1	1	0	S = A XOR B (bitwise XOR)	S=00001010
1	1	1	S = NOT A (bitwise complement)	S=11110000

# ALU Example: Multifunction Calculator



- Design using ALU is elegant and efficient
  - No mass of wires
  - No big waste of power



Digital Design  
 Copyright © 2006  
 Frank Vahid