

Outline for 9/24/2009

Decoders - Slides from PP ← Design from Gates

Muxes - Slides + design from gates


- Look into Slides from both PP and Supplement 2A notes

Finish ch. 2

Example of converting a circuit to using only NAND

$$f = (abc)' + b'(c+d)$$


original form:



NAND Form



1 input NAND




2 NAND gates

1: NAND A B

2: "Not" of NAND gate 1

OR



3 NAND gates

2: a + b inputs to convert (negate)


1: NAND $\bar{a} \bar{b}$ together

See truth Table

a	b	\bar{a}	\bar{b}	$\bar{a}\bar{b}$	$(\bar{a}\bar{b}) = f$	a+b
0	0	1	1	1	0	0
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	0	1	1

↑ SAME ↓

Decoder



$d_0 = 1$ when $i_0 = 0$ else 0
 $i_1 = 0$

$d_1 = 1$ when $i_0 = 1$ else 0
 $i_1 = 0$


$d_2 = 1$ when $i_0 = 0$ else 0
 $i_1 = 1$

$d_3 = 1$ when $i_0 = 1$ else 0
 $i_1 = 1$

Go to
Gates
based
on
this


$2^N = \text{outputs}$
 $N = \text{number of inputs}$

Decoder



Start with just d_0 and build around it to get d_1, d_2 and d_3

Mux: 2:1 (1-bit)



$d = i_0$ when $S = 0$
 $d = i_1$ when $S = 1$

inputs compared to output
Select bits


$2^N = \#$ inputs where N is # of Select bits

$2^1 = 2$

1 select bit, 2 inputs
Always 1 output

$2^2 = 4:1$ Mux

draw truth table



i_0	i_1	S	d
0	0	0	$i_0 = 0$
0	1	0	$i_1 = 0$
1	0	1	$i_0 = 1$
1	1	1	$i_1 = 1$




2:1 2 bit MUX

4:1 MUX

8:1 MUX


made with 2:1 MUX




Show how to use

2:1 to build bigger MUXES


NOT Gate:




AND Gate:



~~f = a.b~~ f = a.b



OR gate:




a	b	\bar{a}	\bar{b}	$\bar{a} \cdot \bar{b}$	$\overline{(\bar{a} \cdot \bar{b})}$
0	0	1	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	0	0	0	1

(2)

$$\bar{a} \cdot \bar{b} = \overline{(a+b)} \quad \text{--- I}$$


$$\overline{a \cdot b} = \bar{a} + \bar{b} \quad \text{--- II}$$



Consider I:


$$\overline{(\bar{a} \cdot \bar{b})} = \overline{(\bar{a} + \bar{b})} = \underline{a + b}$$

NOR Gate:




a	b	\bar{a}	\bar{b}	$\overline{(\bar{a} \cdot \bar{b})}$	$\overline{(\bar{a} \cdot \bar{b})}$
0	0	1	1	0	1
0	1	1	0	1	0
1	0	0	1	1	0
1	1	0	0	1	0

$$\overline{(\bar{a} \cdot \bar{b})} = \bar{a} \cdot \bar{b} = \overline{(a+b)} \quad \text{--- for equation II}$$




3


$$(a+b) \cdot (c'+d')$$



Using only NAND gates:




(4)



i_0	i_1	output selected
0	0	d_0
0	1	d_1
1	0	d_2
1	1	d_3


i_0	i_1	output
0	0	d_0
0	1	d_1
1	0	d_2
1	1	d_3

$$d_0 = \overline{i_0} \cdot \overline{i_1}$$
$$d_1 = \overline{i_0} \cdot i_1$$
$$d_2 = i_0 \cdot \overline{i_1}$$
$$d_3 = i_0 \cdot i_1$$



3:8 decoder

$$2^3 = 8$$



i_0	i_1	i_2	output selected
0	0	0	d_0
0	0	1	d_1
0	1	0	d_2
0	1	1	d_3
1	0	0	d_4
1	0	1	d_5
1	1	0	d_6
1	1	1	d_7

$$d_0 = \overline{i_0} \cdot \overline{i_1} \cdot \overline{i_2}$$

$$d_1 = \overline{i_0} \cdot \overline{i_1} \cdot i_2$$

$$d_2 = \overline{i_0} \cdot i_1 \cdot \overline{i_2}$$

$$d_3 = \overline{i_0} \cdot i_1 \cdot i_2$$

~~*~~


$$d_4 = i_0 \cdot \overline{i_1} \cdot \overline{i_2}$$

$$d_5 = i_0 \cdot \overline{i_1} \cdot i_2$$


$$d_6 = i_0 \cdot i_1 \cdot \overline{i_2}$$

$$d_7 = i_0 \cdot i_1 \cdot i_2$$



2:1 MULTIPLEXER:



S	output (O)
0	i_0
1	i_1



4:1 MUX:



S_0	S_1	output
0	0	i_0
0	1	i_1
1	0	i_2
1	1	i_3

~~output = $\bar{S}_0 \bar{S}_1 i_0 + \bar{S}_0 S_1 i_1 + S_0 \bar{S}_1 i_2 + S_0 S_1 i_3$~~

output = $\bar{S}_0 \bar{S}_1 i_0 + \bar{S}_0 S_1 i_1 + S_0 \bar{S}_1 i_2 + S_0 S_1 i_3$