

Outline for 10/8/2009

- Exam on Friday!
- HW 6 due 10/15/2009
- 10/16/09 Recitation to be at 8^{AM} for Computer Assignment Tutorial
- Ch. 9 VHDL + Verilog Slides

VHDL

```
Entity inv is
  Port ( x: in std_logic
        F: out std_logic
        );
end entity inv;
```

Process


Verilog

```
module inv (x, F);
  input x;
  output F;
end module
```

Always Block

Post Notes & check

//
/*
*/



VHDL

Entity DoorOpener is

```
port (
    C : in std-logic;
    h : in std-logic;
    P : in std-logic;
    f : out std-logic;
);
```

comment
--(bit)
--'0'
--'1'

$$f(x, y, z) = x + y \cdot z$$


↑
no comma

NAND




"Not" AND

X	Y	X NAND Y
0	0	1
0	1	1
1	0	1
1	1	0

X	Not
0	1
1	0



X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1



NOR Not OR

X	Y	OR	NOR	AND
0	0	0	1	0
0	1	1	0	0
1	0	1	0	0
1	1	1	0	1




NOR to create a Not Gate



AND




OR




$$f(a,b,c) = (a+b)' + bc + (ac)'$$

~~NAND~~



NAND only



$$a'b' + bc + a' + c'$$

$$a'(b'+1) + bc + c'$$

$$a' + \underline{bc + c'}$$

$$a' + (c'+b) * (c'+c)$$

$$a' + c' + b \quad \begin{array}{l} | \text{comp,} \\ | \text{d} \end{array}$$


$$\boxed{a' + c' + b}$$

2 - Not

1 - OR

6:1
mux

2:1
mux



S₀

S₁

S₂

000

S₂ S₁ S₀

101 -

110 -

111 -

0

7E

7

0111 1110

8

X00 7E
FF FE

0x16
16

F

E

0xFE

1111 1110

0b1011

1011

16₁₆ 16₁₀

0-5: a-f
6+7: (?)