Outline for 10/8/2009

- Exam on Friday!
- HW 6 due 10/15/2009
- 10/16/09 Recitation to be at 8 AM for Computer Assignment Tutorial
- Ch. 9 VHDL + Verilog Slides

VHDL

```
Entity inv is
  Port ( x; in std_logic
         F : out std_logic
       );
end entity inv;
```

Verilog

```
module inv (x, F);
  input x;
  output F;
end module
```

Process

Always Block

Post Notes & check

//
/*
*/



VHDL

```
entity DoorOpener is
port(   c : in std_logic;  --(bit)
        h : in std_logic;  -- '0'
        p : in std_logic;  -- '1'
        f : out std_logic
);
```

comment

$f(x, y, z) = x + y \cdot z$

no comma

NAND

"Not" AND

X	Y	X NAND Y
0	0	1
0	1	1
1	0	1
1	1	0

Not 0

Not 1

X	Not
0	1
1	0



X	Y	f = X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0





NOR Not OR

X	Y	OR	NOR	AND
0	0	0	1	0
0	1	1	0	0
1	0	1	0	0
1	1	1	0	1

OR

NOR



NOR to Create a Not Gate

AND

OR



$$f(a,b,c) = (a+b)' + bc + (ac)'$$

~~NAND~~



NAND only



$a'b' + bc + a'+c'$

$a'(b'+1) + bc + c'$

$a' + \underline{bc + c'}$

$a' + (c'+b)*(c'+c)$

$a' + c'+b$ 1 comp, 1d

$\boxed{a' + c' + b}$

2 - Not

1 - OR

6:1 mux

2:1 mux



Select Lines

2 - 4 inputs

3 - 8 inputs

f = f

S_0 S_1 S_2

1 0 1

0 1 0

000

$S_2 S_1 S_0$

101 —

110 —

111 —

0

7E 7

0111 1110 8

0 - 5 : a - f

6 + 7 : (?)

x00 7E

FF FE

0x16

16 F E

0XFE 1111 1110 0b 1011

16_{16} 16_{10} 1011