


11/12/09 outline

- 1) HW 10 due ~~11/17 - Tuesday~~
11/18 - Wednesday - Conrad
11/19 - Thursday - Schmidt
- 2) Exam 2 - 9 AM 11/20
- 3) Recitation - 8 AM Review
- 4) Draw
SR Latch
Level Sensitive SR Latch
Level Sensitive D Latch
D Flip Flop
- 5) Timing Examples


1) Draw The SR LATCH



S	R	Q	Q'
0	0	0	1
0	1	0	1
1	0	1	0
★ 1	1	X	X


Signals: SET - S
 Reset - R
 Q - output
 Q' - inverse Q

2) Draw The "Level" Sensitive SR LATCH




S
R
internal S_i
R_i output Q'
Q

3) Level Sensitive D-Latch




4) D Flip Flop




D/D_m
 CLK/C_s
 C_m = not(CLK)
 Q_m/D_s
 Q/Q_s
 Q'/Q'_s

Latch : Stores the bit value on the level of the CLK




Flip-Flop : Store the bit value on the edge of the clock



Latch

input is neg
input is positive



D Flip Flop with Rising Edge CLK

