



# Finite State Machine

$x = 0$   
wait for  $b = 1$   
then  
 $x = 1$  for 3 clock cycles

$x$  - output  
 $b$  - input  
CLK



# State Diagram



initial state - State  $\emptyset$

output - X

input - a

States: State  $\emptyset$ , state 1, state 2, state 3


4-States

2-bits  $s_1, s_0$  - current state

$n_1, n_0$  - next state

State Table

Inputs	$s_1, s_0$		a	Outputs		
	$s_1$	$s_0$	a	X	$n_1$	$n_0$
state $\emptyset$	0	0	0	0	0	1
state 1	0	0	1	0	0	1
state 2	0	1	0	1	1	0
state 3	1	1	0	1	0	0



$$X = \overline{s_1} s_0 + s_1 \overline{s_0}$$

# FSM

A - input

a = 1

1001


X = 1 when we detect the sequence

A → 1101 match

111101


0101  
~~wait/st-1~~

1100



~~1101~~ 1101


10001



~~1000~~ 1000  
~~1001~~ 1001  
~~XXXX~~ XY

OP	
0	A AND B
1	A OR B

2-operations  
 1-OP bit  
 ALU



DR - replace with AND

	$S_1, S_0$	00	01	11	10
b	0	0	0	0	1
	1	1	0	0	1

$$M_0 = S_1 \overline{S_0} + \overline{S_0} b$$

Bitwise

A = 1 0 0 1

B = 0 0 1 1

---


0 0 0 1

---

1 0 1 1

BW. AND

OR



bus -  
 multiple bit  
 signal

