

# Serial Communications

### In these notes . . .

# General Communications Serial Communications

- RS232 standard
- UART operation
- Polled Code
- SCI/I<sup>2</sup>C





### **Data Communications**

There was no standard for networks in the early days and as a result it was difficult for networks to communicate with each other.


The International Organization for Standardization (ISO) recognized this and in 1984 introduced the Open Systems Interconnection (OSI) reference model.

The OSI reference model organizes network functions into seven numbered layers.

Each layer provides a service to the layer above it in the protocol specification and communicates with the same layer's software or hardware on other computers.

Layers 5-7 are concerned with services for the applications.

Layers 1-4 are concerned with the flow of data from end to end through the network




### Physical Layer (1) – Serial Communications

The basic premise of serial communications is that one or two wires are used to transmit digital data.

Of course, ground reference is also needed (extra wire)


Can be one way or two way, usually two way, hence two communications wires.

Often other wires are used for other aspects of the communications (ground, "clear-to-send", "data terminal ready", etc).



### **Serial Communication Basics**

Send one bit of the message at a time Message fields



- Start bit (one bit)
- Data (LSB first or MSB, and size 7, 8, 9 bits)
- Optional parity bit is used to make total number of ones in data even or odd
- Stop bit (one or two bits)

All devices on network or link must use same communications parameters

The speed of communication must be the same as well (300, 600, 1200, 2400, 9600, 14400, 19200, etc.)

More sophisticated network protocols have more information in each message

- Medium access control when multiple nodes are on bus, they must arbitrate for permission to transmit
- Addressing information for which node is this message intended?
- Larger data payload
- Stronger error detection or error correction information
- Request for immediate response ("in-frame")

### Bit Rate vs. Baud Rate

Bit Rate: how many *data bits* are transmitted per second?

Baud Rate: how many *symbols* are transmitted per second?

- == How many times does the communication channel change state per second?
- A symbol may be represented by a voltage level, a sine wave's frequency or phase, etc.

### These may be different

- Extra symbols (channel changes) may be inserted for framing, error detection, acknowledgment, etc. These *reduce* the bit rate
- A single symbol might encode more than one bit. This *increases* the bit rate.
  - E.g. multilevel signaling, quadrature amplitude modulation, phase amplitude modulation, etc.

### **Serial Communication Basics**

RS232: rules on connector, signals/pins, voltage levels, handshaking, etc.

RS232: Fulfilling All Your Communication Needs, Robert Ashby

Quick Reference for RS485, RS422, RS232 and RS423


Not so quick reference:

The RS232 Standard: A Tutorial with Signal Names and Definitions,

Christopher E. Strangio

Bit vs Baud rates:

http://www.totse.com/en/technology/telecommunications/bits.html




# **UART Concepts**

#### **UART**

- Universal configurable to fit protocol requirements
- Asynchronous no clock line needed to de-serialize bits
- Receiver/Transmitter

### **RS232 Communications Circuit**


#### Example RS-232 buffer (level-shifting) circuit




# General UART Concepts

#### **UART** subsystems

- -Two fancy shift registers
  - Parallel to serial for transmit
  - Serial to parallel for receive
- –Programmable clock source
  - Clock must run at 16x desired bit rate
- -Error detection
  - Detect bad stop or parity bits
  - Detect receive buffer overwrite
- -Interrupt generators
  - Character received
  - Character transmitted, ready to send another



### **Block Diagram of RX62N Serial Comm Interface**



### **SCI in UART Mode**

To communicate from the RX62N chip, you need to set up several registers, including:


- Mode
- Speed
- Parity
- Stop bits
- Configuration

There are two primary "Data Registers"

- SCIx.RDR (Receive Data Register)
- SCIx.TDR (Transmit Data Register)

Channel	Register Name	Symbol	Value after Reset	Address
SCI0	Serial mode register	SMR	00h	0008 8240h
	Bit rate register	BRR	FFh	0008 8241h
	Serial control register	SCR	00h	0008 8242h
	Transmit data register	TDR	FFh	0008 8243h
	Serial status register	SSR	x4h	0008 8244h
	Receive data register	RDR	00h	0008 8245h
	Smart card mode register	SCMR	F2h	0008 8246h
	Serial extended mode register	SEMR	00h	0008 8247h

## Serial Mode Register (SMR)



SCIx.SMR - Operational values of the UART

Each bit is encoded to make a special meaning

CKS: transmission speed (more later)

MP: Multi processor (set to 0)

STOP: Stop bits

PM: Parity mode

PE: Parity Enable

CHR: Length of data

CM: Communications mode

# Reading a Manual (SMR)

Bit	Symbol	Bit Name	Function	R/W
b1, b0	CKS[1:0]	Clock Select	b1 b0	R/W*4
			00: PCLK clock (n = 0)*1	
			01: PCLK/4 clock (n = 1)*1	
			10: PCLK/16 clock (n = 2)*1	
			11: PCLK/64 clock (n = 3)*1	
b2	MP	Multi-Processor Mode	(Valid only in asynchronous mode)	R/W*4
			0: Multi-processor communications function is disabled	
			1: Multi-processor communications function is enabled	
b3	STOP	Stop Bit Length	(Valid only in asynchronous mode)	R/W*4
			0: 1 stop bit	
			1: 2 stop bits	
b4	PM	Parity Mode	(Valid only when the PE bit is 1 in asynchronous mode)	R/W* <sup>4</sup>
			0: Selects even parity	
			1: Selects odd parity	
b5	PE	Parity Enable	(Valid only in asynchronous mode)	R/W*4
			When transmitting	
			0: Parity bit addition is not performed	
			1: The parity bit is added	
			When receiving	
			0: Parity bit checking is not performed	
			1: The parity bit is checked	
b6	CHR	Character Length	(Valid only in asynchronous mode)	R/W*4
			0: Selects 8 bits as the data length*2	
			1: Selects 7 bits as the data length*3	
b7	СМ	Communications Mode	0: Asynchronous mode	R/W*4
			1: Clock synchronous mode	

Notes: 1. n is the decimal notation of the value of n in BRR (see section 28.2.9, Bit Rate Register (BRR)).

- 2. In clock synchronous mode, this bit setting is invalid and a fixed data length of 8 bits is used.
- 3. LSB-first is fixed and the MSB (bit 7) in TDR is not transmitted in transmission.
- 4. Writable only when TE in SCR = 0 and RE in SCR = 0 (both serial transmission and reception are disabled).



## Setting up the Serial Control Register

We will use SCI0

There are several "control" registers you need to set up before you can communicate.

- First, you need to set up the speed of your port.
- Select 8 data bits, no parity, one stop bit (8N1)
- Asynchronous mode

What would the byte be set as?

SCI0.SMR.BYTE =


# **Serial Control Register**

	b <b>7</b>	b6	b5	b4	b3	b2	b <b>1</b>	ЬŌ
	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b1, b0	CKE[1:0]	Clock Enable	For SCI0 to SCI3	R/W*
			Asynchronous mode	
			b1 b0	
			0 0: On-chip baud rate generator	
			The SCKn pin functions as I/O port.	
b2	TEIE	Transmit End Interrupt Enable	0: A TEI interrupt request is disabled	R/W
		EXPONENT THE VIEW OF BUILDING STATE AND STATE	1: A TEI interrupt request is enabled	
b3	MPIE	Multi-Processor Interrupt Enable	(Valid in asynchronous mode when SMR.MP = 1)	R/W
			0: Normal reception	
			1: When the data with the multi-processor bit set to 0 is received, the	
			data is not read, and setting the status flags ORER and FER in	
			SSR to 1 is disabled. When the data with the multi-processor bit	
			set to 1 is received, the MPIE bit is automatically cleared to 0, and	
			normal reception is resumed.	
b4	RE	Receive Enable	0: Serial reception is disabled	R/W*2
			1: Serial reception is enabled	
b5	TE	Transmit Enable	0: Serial transmission is disabled	R/W*2
			1: Serial transmission is enabled	
b6	RIE	Receive Interrupt Enable	0: RXI and ERI interrupt requests are disabled	R/W
			1: RXI and ERI interrupt requests are enabled	
b7	TIE	Transmit Interrupt Enable	0: A TXI interrupt request is disabled	R/W
			1: A TXI interrupt request is enabled	

## Serial Control Register – Serial Status Register

Check to see is communications was successful (SCIx.SSR)



[Legend] x: Undefined

e multi-processor bit for adding to the transmission frame R/W of the multi-processor bit in the reception frame R
of the multi-processor bit in the reception frame R
aracter is being transmitted. R
racter transfer has been completed.
parity error occurred R/(W)*
arity error has occurred
raming error occurred R/(W)*
aming error has occurred
overrun error occurred R/(W)*
verrun error has occurred
ad value is undefined. The write value should always be 1. R/W
f c

### **Identifying Errors**

```
char read_sci0_status;
read_sci0_status = SCI0.SSR.BYTE;
```

What does it mean if the value holds 0x04?

What does it mean if the value holds 0x0C?

What does it mean if the value holds 0x24?

What does it mean if the value holds 0x20?

# Setting up Speed of the Serial Port

The speed of communications is a combination of

- PCLK
- Bits CKS in the SMR
- The Bit Rate Register (BRR)

#### Based on formula:

$$N = \frac{PCLK \times 10^{6}}{64 \times 2^{2n-1} \times B} -1$$

B=bit rate, N=BRR setting, n=CKS setting

So, if you want to communicate at 38,400 bps, if your PCLK is 50 MHz, set n=0 and N=40

$$SCI0.BRR.BYTE = 40;$$

## **Example – Change to Slower Clock**

What about a slower clock?

$$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} -1$$

Say, 2400 bps? What do you need to set n and N?

### Class Exercise – Set up clock

Set up to 115,200, including writing the code for BRR.

### **Error rate**

The error rate is associated to the settings of n and N, since you will not get the exact value of xx.0.

So, if you want to communicate at 38,400 bps, if your PCLK is 50 MHz, set n=0 and N=40, error is:

Error (%) = { 
$$\frac{PCLK \times 10^{6}}{B \times 64 \times 2^{2n-1} \times (N+1)} -1 \times 100^{-1}$$

# What is the Maximum Speed??

Table 28.7 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode)

PCLK (MHz)	Maximum Bit Rate (bit/s)	n	N	PCLK (MHz)	Maximum Bit Rate (bit/s)	n	N
8	250000	0	0	17.2032	537600	0	0
9.8304	307200	0	0	18	562500	0	0
10	312500	0	0	19.6608	614400	0	0
12	375000	0	0	20	625000	0	0
12.288	384000	0	0	25	781250	0	0
14	437500	0	0	30	937500	0	0
16	500000	0	0	33	1031250	0	0
				50	1562500	0	0

Note: When the ABCS bit in SEMR is set to 1, the bit rate is two times.

# **Example – Set up Communications**

Write a function to set up SCI0 to 115,200 bps, 8 data bits, odd parity, 1 stop bit:

### **Example – Send/receive data**

Write a small function to send the string "Sending data" through the SCI0 port. Make sure to wait for the previous char to be transmitted before you send the next char:


### **Serial Communications and Interrupts**

Now we have three separate threads of control in the program

- main program (and subroutines it calls)
- Transmit ISR executes when UART is ready to send another character
- Receive ISR executes when UART receives a character

Need a way of buffering information between threads

- Solution: circular queue with head and tail pointers
- One for tx, one for rx





### **Code to Implement Queues**

Enqueue at tail (tail\_ptr points to next free entry), dequeue from head (head\_ptr points to item to remove) #define the queue size to make it easy to change

One queue per direction


- tx ISR unloads tx\_q
- rx ISR loads rx q


Other threads (e.g. main) load tx\_q and unload rx\_q

Need to wrap pointer at end of buffer to make it circular, use % (modulus, remainder) operator

Queue is empty if size == 0

Queue is full if size == Q\_SIZE





### **Defining the Queues**

```
#define Q_SIZE (32)

typedef struct {
  unsigned char Data[Q_SIZE];
  unsigned int Head; // points to oldest data element
  unsigned int Tail; // points to next free space
  unsigned int Size; // quantity of elements in queue
} Q_T;

Q_T tx_q, rx_q;
```

### **Initialization and Status Inquiries**


```
void Q_Init(Q_T * q) {
  unsigned int i;
  for (i=0; i<Q_SIZE; i++)
    q->Data[i] = 0; // to simplify our lives when debugging
  q \rightarrow Head = 0;
  q->Tail = 0;
  q->size = 0;
int Q_Empty(Q_T * q) {
  return q->Size == 0;
}
int Q_Full(Q_T * q) {
  return q->Size == Q_SIZE;
}
```

### **Enqueue and Dequeue**

```
// Q_Engueue - Called by a UART ISR - put a char on the gueue
int Q_Enqueue(Q_T * q, unsigned char d) {
  if (!Q_Full(q)) { // What if queue is full?
    q \rightarrow Data[q \rightarrow Tai] + + 1 = d:
    q->Tail %= Q_SIZE:
    q->Size++;
    return 1; // success
  } else
    return 0; // failure
// Q_Dequeue-called by a consumer function-take a char from queue
unsigned char Q_Dequeue(Q_T * q) {
  unsigned char t=0;
  if (!Q_Empty(q)) { // Must check to see if queue is empty 1st
    t = q - Data[q - Head];
    q-Data[q-Head++]=0; // to simplify debugging, clear
    q->Head %= Q_SIZE:
    a->Size--:
  return t;
```


# Serial Peripheral Interface (SPI)

- SPI bus is a de facto standard developed by Motorola
- Can work with as few
   as three wires, but more
   needed to access additional devices
- Better method to access peripherals than parallel I/O.
- Common clock means you can transmit at 25.0 Mbps
- Intended for very short distances (i.e. on-board)
- The RX62N has two SPI masters



### **SPI Details**

- •Serial Clock RSPCK
- •Master Out, Slave in MOSI (transmission from RX62N)
- •Master In, Slave Out MISO (transmission from peripheral)
- Slave Select SSLx (select one of the peripheral devices)
   We will not investigate Multiple Master modes



### **SPI** registers


- Serial Peripheral Control Register (SPCR)
- Serial Peripheral Control Register 2 (SPCR2)
- Serial Peripheral Pin Control Register (SPPCR) set to 0x00
- Slave Select Polarity (SSLP)
- Serial Peripheral Status (SPS)
- Serial Peripheral Data Register (SPDR)

# Serial Peripheral Control Register (SPCR)

	b7	b6	b5	b4	b3	b2	b1	b0
	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODFEN	TXMD	SPMS
Value after reset:	0	0	0	0	0	0	0	0


Bit	Symbol	Bit Name	Description	R/W
b0	SPMS	RSPI Mode Select	0: SPI operation (four-wire method)	R/W
5			1: Clock synchronous operation (three-wire method)	
b1	TXMD	Communications Operating	0: Full-duplex synchronous serial communications	RW
		Mode Select	1: Serial communications consisting of only transmit operations	
b2	MODFEN	Mode Fault Error Detection	0: Disables the detection of mode fault error	R/W
4		Enable	1: Enables the detection of mode fault error	
b3	MSTR	RSPI Master/Slave Mode	0: Slave mode	R/W
		Select	1: Master mode	
b4	SPEIE	RSPI Error Interrupt Enable	0: Disables the generation of RSPI error interrupt requests	R/W
			1: Enables the generation of RSPI error interrupt requests	
b5	SPTIE	RSPI Transmit Interrupt	0: Disables the generation of RSPI transmit interrupt requests	R/W
		Enable	1: Enables the generation of RSPI transmit interrupt requests	
b6	SPE	RSPI Function Enable	0: Disables the RSPI function	R/W
		The state of the s	1: Enables the RSPI function	2 - 2 - 2 - 2 - 2
b7	SPRIE	RSPI Receive Interrupt	0: Disables the generation of RSPI receive interrupt requests	R/W
		Enable	1: Enables the generation of RSPI receive interrupt requests	

## Serial Peripheral Control Register 2 (SPCR2)



Bit	Symbol Bit Name		Description	R/W
b0	SPPE	Parity Enable	0: Does not add the parity bit to transmit data and does not	R/W
			check the parity bit of receive data	
			1: Adds the parity bit to transmit data and checks the parity bit	
			of receive data (when SPCR.TXMD = 0)	
			Adds the parity bit to transmit data but does not check the	
			parity bit of receive data (when SPCR.TXMD = 1)	
b1	SPOE	Parity Mode	0: Selects even parity for use in transmission and reception	R/W
		• • •	1: Selects odd parity for use in transmission and reception	
b2	SPILE	RSPI Idle Interrupt Enable	0: Disables the generation of idle interrupt requests	R/W
		The Control of the Co	1: Enables the generation of idle interrupt requests	
b3	PTE	Parity Self-Testing	0: Disables the self-diagnosis function of the parity circuit	R/W
			1: Enables the self-diagnosis function of the parity circuit	
b7 to b4	-	(Reserved)	These bits are always read as 0. The write value should	R/W
			always be 0.	

### Slave Select Polarity (SSLP) – set these to 0 (active low)



## Serial Peripheral Bit Rate Register (SPBR)

### 8 Bit value, used with SPCR

Table 32.4 Relationship between SPBR and BRDV[1:0] Bit Settings

	BRDV[1:0]		Bit Rate					
SPBR (n)	Bits (N)	Division Ratio	PCLK = 32 MHz	PCLK = 36 MHz	PCLK = 40 MHz	PCLK = 50 MHz		
0	0	2	16.0 Mbps*	18.0 Mbps*	20.0 Mbps*	25.0 Mbps*		
1	0	4	8.00 Mbps	9.00 Mbps	10.0 Mbps	12.5 Mbps		
2	0	6	5.33 Mbps	6.00 Mbps	6.67 Mbps	8.33 Mbps		
3	0	8	4.00 Mbps	4.50 Mbps	5.00 Mbps	6.25 Mbps		
4	0	10	3.20 Mbps	3.60 Mbps	4.00 Mbps	5.00 Mbps		
5	0	12	2.67 Mbps	3.00 Mbps	3.33 Mbps	4.16 Mbps		
5	1	24	1.33 Mbps	1.50 Mbps	1.67 Mbps	2.08 Mbps		
5	2	48	667 kbps	750 kbps	833 kbps	1.04 Mbps		
5	3	96	333 kbps	375 kbps	417 kbps	521 kbps		
255	3	4096	7.81 kbps	8.80 kbps	9.78 kbps	12.2 kbps		

Note: \* Can be set in this LSI but bit rates satisfying the electrical characteristics should be used.

# Serial Peripheral Command Register (SPCMDx)

		b15	b14	b13	b12	b11	b10	b9	b8	
		SCKDEN	SLNDEN	SPNDEN	LSBF		SPI	B[3:0]		
alue	after reset:	0	0	0	0	0	1	1	1	
		b7	b6	b5	b4	b3	b2	b1	b0	
		SSLKP		SSLA[2:0]		BRD	V[1:0]	CPOL	СРНА	
alue	after reset:	0	0	0	0	1	1	0	1	
	Bit	Symbol	nbol Bit Name			Description				
	b0	CPHA	RSPCK Phase Setting  RSPCK Polarity Setting			Data sampling on odd edge, data variation on even edge     Data variation on odd edge, data sampling on even edge				
	b1	CPOL				0: RSPCK = 0 when idle 1: RSPCK = 1 when idle				R/W
	b3, b2 BRDV[1:0] Bit Rate			te Division Setting b3 b2					R/W	
						0 0: These bits select the base bit rate				
						1: These bits select the base bit rate divided by 2     0: These bits select the base bit rate divided by 4				
1	b6 to b4	SSLA[2:0]	CCI Ciano	Accortion So	tting	1 1: These	DILS SEIECL	ne base bit i	ate divided by 8	R/W
	00 10 04	SSLA[2.0]	SSE Signa	al Assertion Setting		0 0 0:SS	21.0			FUVV
						0 0 1:55				
						0 1 0:55				
						0 1 1:55				
						1 x x:—	(Setting pro	hibited)		
						[Legend] x:				
	b7	SSLKP	SSL Signal	Level Keepin	ng	0: Negates	all SSL sign	als upon con	pletion of transfer	R/W
						1: Keeps th	e SSL signa	l level from th	ne end of transfer un	til
						the begin	ning of the i	next access.		

# Serial Peripheral Command Register (SPCMDx)

Bit	Symbol	Bit Name	Description	R/W
b11 to b8	SPB[3:0]	RSPI Data Length Setting	b11 b10 b9 b8	R/W
			0100 to 0111: 8 bits	
			1 0 0 0: 9 bits	
			1 0 0 1: 10 bits	
			1 0 1 0: 11 bits	
			1 0 1 1: 12 bits	
			1 1 0 0: 13 bits	
			1 1 0 1: 14 bits	
			1 1 1 0: 15 bits	
			1 1 1 1:16 bits	
			0 0 0 0: 20 bits	
			0 0 0 1: 24 bits	
			0010, 0011: 32 bits	
b12	LSBF	RSPI LSB First	0: MSB first	R/W
			1: LSB first	
b13	SPNDEN	RSPI Next-Access Delay Enable	0: A next-access delay of 1 RSPCK + 2 PCLK	R/W
			1: A next-access delay is equal to the setting of the RSPI	
i			next-access delay register (SPND)	
b14	SLNDEN	SSL Negation Delay Setting	0: An SSL negation delay of 1 RSPCK	R/W
		Enable	1: An SSL negation delay is equal to the setting of the RSPI	
			slave select negation delay register (SSLND)	
b15	SCKDEN	RSPCK Delay Setting Enable	0: An RSPCK delay of 1 RSPCK	R/W
			1: An RSPCK delay is equal to the setting of the RSPI clock	
			delay register (SPCKD)	

# **Serial Peripheral Status (SPS)**

	b7	b6	b5	b4	b3	b2	b1	b0	
	===	==	===		PERF	MODF	IDLNF	OVRF	
Value after reset:	×	0	х	0	0	0	0	0	

Bit	Symbol	Bit Name	Description	R/W
b0	OVRF	Overrun Error Flag	0: No overrun error occurs	R/(W)*
		11.44	1: An overrun error occurs	
b1	IDLNF	RSPI Idle Flag	0: RSPI is in the idle state	R
		Control Contro	1: RSPI is in the transfer state	
b2	MODE	Mode Fault Error Flag	0: No mode fault error occurs	R/(W)*
			1: A mode fault error occurs	
b3	PERF	Parity Error Flag	0: No parity error occurs	R/(W)*
			1: A parity error occurs	
b4		(Reserved)	This bit is always read as 0. The write value should always be 0.	R/W
b5	7 <b>4</b>	(Reserved)	The read value is undefined. The write value should always be 1.	R/W
b6	<del>(</del>	(Reserved)	This bit is always read as 0. The write value should always be 0.	R/W
b7	1 <del>1 -</del> 1	(Reserved)	The read value is undefined. The write value should always be 1.	R/W

Note: \* Only 0 can be written to clear the flag after reading 1.


## Code to set up SPI

```
void Init RSPI(void) {
                                       RSPIO.SPPCR.BYTE = 0 \times 00;
  MSTP(RSPIO) = 0;
                                       RSPIO.SPBR.BYTE = 0 \times 00;
  IOPORT.PFGSPI.BIT.RSPIS = 0; RSPI0.SPDCR.BYTE = 0 \times 00;
  PORT.PFGSPI.BIT.RSPCKE = 1; RSPI0.SPCKD.BYTE = 0 \times 00;
  IOPORT.PFGSPI.BIT.SSL3E = 0; RSPI0.SSLND.BYTE = 0 \times 00;
  IOPORT.PFGSPI.BIT.MOSIE = 1; RSPIO.SPND.BYTE = 0 \times 00;
  PORTC.DDR.BIT.B4 = 1;
                                       RSPIO.SPCR2.BYTE = 0 \times 00;
  PORTC.DR.BIT.B4 = 1;
                                       RSPIO.SPCMDO.WORD = 0 \times 0700;
  PORTC.DDR.BIT.B7 = 1;
                                       RSPIO.SPCR.BYTE = 0 \times 6B;
  PORTC.DR.BIT.B7 = 1;
                                       RSPIO.SSLP.BYTE = 0 \times 08;
  PORTC.DDR.BIT.B6 = 1;
                                       RSPIO.SPSCR.BYTE = 0 \times 00;
  PORTC.DR.BIT.B6 = 1;
  PORTC.DDR.BIT.B5 = 1;
  PORTC.DR.BIT.B5 = 1;
                                                               SPI CHIP SELECTS
                                    47
                                                               SPI BUS
        PC7/A23/CS0#/TIC11U-A/TCLKB-B/MISOA-A/ET COL
```

#### Code to communicate via SPI


```
void RSPI_Transmit_LWord(int16_t sLowWord, int16_t sHighWord) {
    PORTC.DR.BIT.B4 = 0;
    while (RSPI0.SPSR.BIT.IDLNF);
    RSPI0.SPDR.WORD.L = sLowWord;
    RSPI0.SPDR.WORD.H = sHighWord;
    while (RSPI0.SPSR.BIT.IDLNF);
    (void)RSPI0.SPDR.WORD.L;
    (void)RSPI0.SPDR.WORD.H;
    PORTC.DR.BIT.B4 = 1;  //CS OFF
}
```

# Inter-Integrated Circuit Bus



ACCELEROMETER 12c ADDR = 0x3A (0011101r), r=R/Wn

- •A two line bus for communicating data at high speeds
- •Multiple devices on the same bus with only one master controlling the bus
- Needs pull up resistors and is kept at a digital high level when idle



# **I2C: Properties**

	Renesas Inter Integrated Chip Bus
Modes	I <sup>2</sup> C mode or SM bus mode
Max Transfer Speed	Up to 1Mbps (most devices won't support speeds beyond 400kbps)
Max. number of devices/slaves	128 (0 to 2 <sup>7 bits</sup> -1)
connected per bus	
Number of wires required for	2
communication (not including ground)	
Max. Length of wires[6]	10 meters @ 100kbps
Number of bits per unit transfer	8
(excluding start and stop)	
Slave Selection method	Through addressing


## **I2C:** Working

#### Two wires:

- SCL (Serial Clock): Synchronizing data transfer on the data line
- SDA (Serial Data): Responsible for transferring data between devices
- Together they can toggle in a controlled fashion to indicated certain important conditions that determine the status of the bus and intentions of the devices on the bus.


# **I2C: Working (Contd ...) START CONDITION**

- Before any form of data transfer takes place, a device wanting to transfer data must take control of the bus (Needs to monitor the bus).
- If the bus is held high, then it is free. A device may issue a START condition and take control of the bus.
- If a START condition is issued, no other device will transmit data on the bus (predetermined behavior for all devices).



# **I2C: Working (Contd ...) STOP CONDITION**


- When device is ready to give up control of the bus, it issues a STOP condition
- STOP condition is one in which the SDA line gets pulled high while the SCL line is high.
- Other conditions: RESTART (combination of a START and STOP signal)



## I2C: Working (Contd ...) After START

- Address the slave device with one byte of data which consists of a 7 bit address + 1 bit (R/W)
- If this bit is low, it indicates that the master wants to write to the slave device; if high, the master device wishes to read from the slave. This determines whether the next transactions are going to be read from or written to the addressed slave devices.
- A ninth bit (clock) is transmitted with each byte of data transmitted (ACK(Logic 0)/NACK(logic 1) bit).
   The slave device must provide an ACK within the 9<sup>th</sup> cycle to acknowledge receipt of data

## For Real???? Let's have a look ...



## I2C: Code: Simple example (START and STOP)

```
void RiicIni(unsigned char in SelfAddr) {
                                               void RiicUnIni(void) {
    SYSTEM.MSTPCRB.BIT.MSTPB21 = 0;
                                                   SYSTEM.MSTPCRB.BIT.MSTPB21 = 1;
   RIICO.ICCR1.BIT.ICE = 0;
   RIICO.ICCR1.BIT.IICRST = 1;
   RIICO.ICCR1.BIT.IICRST = 0;
                                               unsigned char RiicSendStart(void) {
   RIICO.SARUO.BIT.FS = 0;
                                                   if(RIICO.ICCR1.BIT.ICE) {
   RIICO.SARLO.BYTE = in SelfAddr;
                                                    while (RIICO.ICCR2.BIT.BBSY);
                                                    RIICO.ICCR2.BIT.ST=1;
    RIICO.ICMR1.BIT.CKS = 7;
   RIICO.ICBRH.BIT.BRH = 28;
                                                   while(!(RIICO.ICCR2.BIT.BBSY&&RIICO.ICS
    RIICO.ICBRL.BIT.BRL = 29;
                                                   R2.BIT.START));
    RIICO.ICMR3.BIT.ACKWP = 1;
                                                   RIICO.ICSR2.BIT.START=0;
    RIICO.ICIER.BIT.RIE = 1;
                                                   return 1;
    RIICO.ICIER.BIT.TIE = 1;
    RIICO.ICIER.BIT.TEIE = 0;
                                                   else return 0;
    RIICO.ICIER.BIT.NAKIE = 1;
    RIICO.ICIER.BIT.SPIE = 1;
    RIICO.ICIER.BIT.STIE = 0;
                                               unsigned char RiicSendStop(void) {
    RIICO.ICIER.BIT.ALIE = 0;
                                                   if(RIICO.ICCR1.BIT.ICE){
   RIICO.ICIER.BIT.TMOIE = 0;
                                                         while(RIICO.ICCR2.BIT.BBSY) {
    PORT1.ICR.BIT.B3 = 1;
                                                                    RIICO.ICCR2.BIT.SP=1;
    PORT1.ICR.BIT.B2 = 1;
   RIICO.ICCR1.BIT.ICE = 1;
                                                   return 1;
                                               else return 0;
```

## I2C Code: Reading and writing ....

```
unsigned char RiicWriteByte(unsigned char
unsigned char RiicReadByte (unsigned char
   slave addr, unsigned char
                                                    slave addr, unsigned char data byte) {
   slave_register_num) {
                                                    RIICO.ICDRT=slave addr&(0xFE);
   RiicWriteByte(slave_addr,slave_register
                                                    while (!RIICO.ICSR2.BIT.TDRE);
   _num);
                                                    RIICO.ICDRT=data_byte;
   RiicSendStop();
                                                    while(!RIICO.ICSR2.BIT.TEND) {
   RIICO.ICSR2.BIT.STOP=0;
                                                      if(RIICO.ICSR2.BIT.NACKF){
   RiicSendStart();
                                                      RIICO.ICSR2.BIT.NACKF=0;
   while (!RIICO.ICSR2.BIT.TDRE);
                                                      return 0;
   RIICO.ICDRT=slave addr|(0x01);
   while (!RIICO.ICSR2.BIT.RDRF);
   if(RIICO.ICSR2.BIT.NACKF==0) {
                                                    while (!RIICO.ICSR2.BIT.TDRE);
      RIICO.ICMR3.BIT.WAIT=1;
                                                    while(!RIICO.ICSR2.BIT.TEND) {
      RIICO.ICMR3.BIT.ACKBT=1;
                                                      if(RIICO.ICSR2.BIT.NACKF){
      read byte=RIIC0.ICDRR;
                                                      RIICO.ICSR2.BIT.NACKF=0;
      while (!RIICO.ICSR2.BIT.RDRF);
                                                      return 0;
      RIICO.ICSR2.BIT.STOP=0;
      RIICO.ICCR2.BIT.SP=1;
      read byte=RIIC0.ICDRR;
                                                return 1;
      while (!RIICO.ICSR2.BIT.STOP);
      return read byte;
   else return 0xFF;
```

## I2C Code: the Glorious main()

```
void main(void) {
   RiicIni(0x10);
   RiicSendStart();
   RiicWriteByte2(0x3A,0x2D,0x00);
   RiicSendStop();
   RiicSendStart();
   i=RiicReadByte(0x3A,0x00);
   RiicSendStop();
   RiicUnIni();
   while(1);
}
```