

---

# Architecture Research and IC Design for Embedded Ultra – Micro Processor

-by

Rohith Tenneti Seetha Sai



# Introduction

---


## Embedded System Design

- Simplex parallel combinational Circuit
  - ✓ High Speed, small circuit area and high performance – Advantage
  - ✓ Complex design needs, debugging – Disadvantage
- Use a general processor
  - ✓ Design based on processor is fast and easy to debug – Advantage
  - ✓ Area, less cost performance - Disadvantage

- 
- Simplification without RAM or ROM access
    - ✓ Immediate and Register addressing modes are considered no access of memory in the Instruction set architecture level
  - Registers are mapped as in / out ports
  - 16 bit instruction encoding, sixteen 8 bit registers
  - three instruction types: double-operand instruction, single-operand instruction and branch instruction.




# IC Design of UMP – General Architecture




# Instruction formats

| Format | instD[15:0]                               |                     |                       |                       |    |    |                    |                       |   |   |                     |      |   |   |   |   |
|--------|---|---------------------|-----------------------|-----------------------|----|----|--------------------|-----------------------|---|---|---------------------|------|---|---|---|---|
|        | 15  | 14                  | 13                    | 12                    | 11 | 10 | 9                  | 8                     | 7 | 6 | 5                   | 4    | 3 | 2 | 1 | 0 |
| 1a     | <b>MOV/ADD/SUB/CMP/AND/OR/XOR Ra,Rb</b>   |                     |                       |                       |    |    |                    |                       |   |   |                     |      |   |   |   |   |
|        | inseimm<br>(0)                            | infunc<br>(000-110) |                       | insela<br>(0000-1111) |    |    |                    | inselb<br>(0000-1111) |   |   |                     | xxxx |   |   |   |   |
| 1b     | <b>MOV/ADD/SUB/CMP/AND/OR/XOR Ra,#imm</b> |                     |                       |                       |    |    |                    |                       |   |   |                     |      |   |   |   |   |
|        | inseimm<br>(1)                            | infunc<br>(000-110) |                       | insela<br>(0000-1111) |    |    |                    | inimm<br>(00H-FFH)    |   |   |                     |      |   |   |   |   |
| 2      | <b>NOT/SHR/SHL Ra    GEIC/SEIC Ra,n</b>   |                     |                       |                       |    |    |                    |                       |   |   |                     |      |   |   |   |   |
|        | inseimm<br>(0)                            | infunc<br>(111)     | insela<br>(0000-1111) |                       |    |    | x                  | inmonf<br>(000-100)   |   | x | inoptn<br>(000-111) |      |   |   |   |   |
| 3      | <b>JMP/JC/JNC/JZ/JNZ #imm</b>             |                     |                       |                       |    |    |                    |                       |   |   |                     |      |   |   |   |   |
|        | inseimm<br>(1)                            | infunc<br>(111)     | x                     | injpcf<br>(000-100)   |    |    | inimm<br>(00H-FFH) |                       |   |   |                     |      |   |   |   |   |


# Operand Fetch Logic



# Instruction Decoding




# Enable Logic





# Write back



# Shoot Questions

---

