MotorolaTM 68000 Family Simulators in Education

INTRODUCTION

Implementations of microprocessors are becoming more and more complex and difficult to understand for the student beginning to learn how to design computer hardware and to program in assembly language. Certainly, simple microprocessors exist and may be used to ease student learning toward more complex microprocessor designs. Still, microprocessors are tiny black boxes that cannot be fully explored without the aid of a computer that could magnify its inner workings.

In like manner, the design of computer hardware is becoming more and more complex. For example, digital circuit design involves a high level of detail and work to make sure all of the pins on a chip are connected correctly and the connections do not interfere with each other (crosstalk).

To help the student understand microprocessors, the student can write and run assembly language programs, and view the microprocessor's registers along with external memory through the use of a debugger. The student can get a clear idea of how the microprocessor goes about executing a program, but cannot view the inner detail of executing each instruction.

To help the student understand digital circuit design, computer-aided design packages have been developed at varying levels of sophistication. The student, however, must deal with a large amount of detail before he/she may have the cognitive grasp of how to do the digital circuit design.

The assembler's debugger cannot help the student with digital circuit design and the circuit board design package cannot help the student learn assembly. What is needed is a package to allow the student to design a digital circuit with less detail, such as allowing the student to connect chips on a board without worrying about pin outs and chip location problems. To enable the student to understand the chips or microprocessors he/she has connected, the package can show the student how program instructions are executed and what happens on the circuit upon execution. The simulator, further, can show levels of detail of the microprocessor's inner workings to provide the student with a higher or lower level view of how the microprocessor works.

In order to facilitate the student's understanding about microprocessors and digital circuit design, a graphical user interface should be employed to help the student visualize how microprocessors work and how they may be connected together to form a simple or even a sophisticated computer. A visual interface can lend concreteness to lessons on microprocessors and digital cir-

Susan A. Mengel and James M. Conrad

cuit design.

Currently, the Computer Systems Engineering Department offers a course where a digital circuit is designed with the Motorola 68000 microprocessor (CSEG/ELEG 4983 Computer Hardware Design). In order to enhance the laboratory exercises for the students and to allow them to experiment with more than one microprocessor, a simulator is under development which will allow the student to choose among the microprocessors in the 68000 family (giving the student the opportunity to increase the level of complexity in the microprocessor) and to place them into digital circuit designs. The student can get an idea of what he/she wants before using the computer aided design package to complete the design of the circuit.

DEBUGGERS

As mentioned before, debuggers will not allow a student to see how a microprocessor interacts with other chips on a digital circuit when a program is being executed. The features a debugger[2, 9], however, may have for assembly language debugging include: setting a process' starting point; setting breakpoints; examining variables; starting, restarting, and stopping a process; stepping through code; printing memory and registers; and displaying the source code. The debugger may even have a graphical user interface where the source code that is being executed is displayed, the registers are displayed, and the stack and data portions of memory are shown. On the other hand, a debugger, in general, will not allow the source code to be changed nor all portions of memory to be modified even if modification of the CPU registers might be allowed.

DIGITAL CIRCUIT DESIGN PACKAGES

Several digital circuit design packages are available for Computer Aided Design/Computer Aided Engineering. These packages provide the capability to specify, design, and simulate a digital design, even down to the electrical characteristics of signal wires placed near each other on a printed circuit board. Very often these packages provide considerably more function and require more detail than is desired in an undergraduate course. For example, a course in computer organization and design may be concerned with the design and simulation of a circuit, but not concerned about placement and routing of components on a printed circuit board. In fact, often the instructor is more concerned with the "logical" connections of the design than the physical point-to-point connections.

As an example, suppose one wants to design a computer architecture with a 68000 CPU, 32 Kbytes



1994 Frontiers in Education Conference



Fig. 1. Detail of a Motorola 68000 and ROM.

of memory, and a single serial communication chip (like the ACIA 6850 chip). Using a package like PowerviewTM[7] from ViewLogicTM, one would need to design memory and I/O device decode logic, then connect the correct control, address, and data pins to each other as shown in Figure 1. Often all that is desired is to identify the memory map of the devices and to see how they interact with each other based on the device characteristics.

MOTOROLA SIMULATOR DESIGN

A search of the Internet was made in order to find a suitable Motorola simulator. A couple of bug-ridden 68000 simulators were found which were not useful for expansion to the more complex 68000 family chips. Fortunately, due to one of the author's former affiliation with North Carolina State University, a 68000 simulator, named 68KSIM[6], with an X Windows user interface[5] was obtained. The simulator ran on a DECTM workstation, but was easily modified to run on a SUN workstation. It also was used by students in a large introductory course so it had been tested well.

Upon examination of 68KSIM, it became apparent that errors existed in the code and that the user interface could be improved. The code, however, once corrected could be used as a basis for expansion.

Expansion of the simulation consisted of several steps: adding addressing modes and registers, implementing simulation memory and breakpoints, adding additional instructions and their routing, adding exception processing, and performing testing and verification of code. A more complete description of how the 68040 portion of the simulator has been implemented may be found in [3].

Interface Design

The user interface for the 68040 is designed to allow the student control over the execution of an assembly language program. The buttons on the interface are as follows:

- File: The user may load an assembly language program in S-record format, save the current state of the simulation, or exit the simulator.
- Run: The user may run the assembly language program.
- Stop: The user may stop the simulator to view the contents of memory or the registers.
- Step: The user may step through the assembly language program one instruction at a time and examine the contents of the registers or memory.
- Exception: The user may set exception flags or schedule interrupts. To schedule interrupts, the user fills in a pop-up window of 16 interrupts with priority levels and program address locations. For example, when an interrupt with a level above zero is specified, that interrupt will be scheduled to occur when the program counter reaches the associated address.
- Memory: The user may specify the size of memory in Kbytes or fill a block of memory with a specified value.
- Breakpoint: The user may set up to 16 breakpoints through a pop-up window.
- Clear: The user may clear the contents of all registers.

The main window of the interface has five control areas:

- 1. The registers of the Motorola 68040 microprocessor: the A0 through A7 address, the D0 through D7 data, the User Stack Pointer (USP), and Status (SR) registers.
- 2. Sixteen registers that are used in supervisor mode.
- 3. The Program Counter and Cycle Counter registers.
- 4. Memory A 22x16 display of bytes with 22 address fields and the following buttons: page up or down one memory page (352 bytes), move up or down one memory line (16 bytes), immediately display the first memory window (starting at address zero), immediately display the last memory window, and immediately display a user specified starting address.
- 5. The instruction cache lines (currently under development).

The main window, popup windows, buttons, menus, and text fields in the interface were designed using OpenWindowsTM Developer's Guide[8] and implemented with $XView^{TM}[4]$.



1994 Frontiers in Education Conference



1000 1006 100A		MOVE.W #\$AA,\$1120 MOVE.W #\$05,D0 MOVE.W #\$04,D1 MOVE.L #\$1024 D2	;VARIOUS MOVE OPERATIONS
1014 1018	LOOP	MOVE.L #\$1034,D2 MOVE.W D0,\$1100 SUBI #1,D0	;LOOPING EXAMPLE
101A 101C 101E		BNE LOOP BKPT #0 MOVE16 (A0) (10C4) L	BREAKPOINT WILL STOP SIMULATOR
1024 1026		LSR MOVEC D2,VBR	ILLEGAL ADDRESSING MODE USED HERE
102A 102C		ILLEGAL BKPT #0	EXCEPTION HANDLING EXAMPLE
102E 1032 1034		RTE	SAMPLE EXCEPTION HANDLER
1044		0000102E	VECTOR 4: ILLEGAL INSTRUCTION

Fig.	2.	Example	Assembly	Code	Fragment.
0		1			

3	5140	AATION OF M	OTOROL	A 686	40 M K	ROPE	OCESS	06 0	I SUN	YOD	STAT	ION .						
PLET) FUNC STAT), <u>510</u>) 2007	TONT)	EN ORY	C'	11544	<u>, (</u>	, CLE	WR -										
RECEIVER NO: 2000000	VER: COODICLE		81 FC	.00	м	11	20	30	ж	C0	cs	32	x	30	84	24	30	
RECISTER AT: SCOOLOC	SFD: 0.000000	-	ж эө	10	34	31	C0	11	68	53	46	BÉ	FÐ	49	63	ŦS	10	hallon '
REGISTER AZ: X0000000	BFC: 30003305	00001020	х ж	10	04	£2	FA	46	73	28	¢1	4	F:	48	43	30	ж	
RECIVIER ALL XODOOD	CACHE DEBODINE	00001030 1	F . FF	4ž	73	00	00	60	00	11	11	11	п	22	22	22 ·	22	A.c.
RECEITER ME SCOODOC	URP: 00040000	89681648	£. 33	33	33	60	80	16	x	66	C0	-oc	x	20	òS	60	60	Hup
REGISTER AS: DOGGOOOC	SEF: SUCRODOC		ວເຼວ	90	00	99	00	199	60	C0	çe	00	х	30	90	00	00	
RELISTER AN: X00000C	TC: 30000300	00001050	xc∵ xo	03	ø	00	00	90	00	68	C0	OC	x	30	80	. 02	00	
RED 8 TER AT: 3000000	DTTE: X0065XX		ສ່ວວ	65	. 63	.00	00	60	60	¢6	¢	œ	x	30	05	60	66	
REDISTER 10: DESCRIPT	8TTI: 00.00000	00801688	x 20	9 0	60	00	00	60	00	ce	C0	œ	x	30	\$ 0	60	69	1882
RECISITER DI: 000550C0	COODCO STTTL	. 88801696 :	x x	60	စာ	00	00	00	00	¢9	C0	0¢	x	20	60	÷	60	
	C0000000 1119	-	ແ _ 30	60	65	60	60	60	60	64	co	œ	x	30	60	60	69	Ho ne .
REGISTER 35; GOOCOCC	NINCSE 0300000		∝່ ວວ	99	63	. 09	69	60	69	ce	68	oc	x	30	92	43	99	
REGISTER DAR CODESICO	MSH: 00000C0	-	x x0	00	82	00	00	00	60	C0	C0	α	x	30	63	60	00	. <u>111</u>)
KEGISTER OS: ONICORCO	15P. 0000/300		х 30	05	• • >	60	00	00	00	co	ċ	œ	x	30	60	60	66	
RECEIVER 36: 00000300			x 🔉	92	69	.00	00	69	69	09	60	œ	x	30	90	9 0	99	Geraj
REDIGTER D7: COODCIX 0	PC: CRUSICO,	00001030	х ж	00	00	00	90	80	00	C0	C0	œ	x	30	00	ω	00	
USP: 000Ce000	00:00/00006	80001160	x x	60	63	00	00	08	00	C0	ce	œ	x	30	ŵ	45	00	
SR: 0010000000000000		00001118	x - 30	00	÷ øż	00	90	ÚŬ	00	CQ	CO	œ	x	30	60	ω	80	
19 2 9		08001128	х ж	00	80	00	90	00	66	CO	œ	3 C	x	30	60	60	80	
	-	1 80881738	ж ж	60	ຄວ	00	••	60	08	C0	C0	0C	x	30	60	÷	80	
RESERVED FOR POTORE 28	IN YORY	00001148	х эо	00	. 00	09	00	- 60	00	CO	co	œ	x	30	60	¢	00	
		00001158 :	х ээ	00	60	00	00	00	00	co	C0	œ	x	30	. és	ŝ	00	
	1.1.1																	

Fig. 3. Assembly Code Fragment Loaded.

Example Session

The example session is designed to show the reader of this paper how the user would interact with the 68040 interface. The program in Figure 2 which is an assembly language code fragment will be loaded into the simulator and executed. This program's only use is to show some of the features of the simulator.

The assembly code fragment is loaded into memory starting at address 1000h as shown in Figure 3. The program counter has been changed manually to point to address 1000h. Now the user has the option of stepping through the program one instruction at a time (STEP button) or simply running the program (RUN button).

In Figure 4, the user has used the STEP button to step through the program down to one iteration of the loop located from address 1014h to 101Ah. The last instruction executed is the BNE LOOP so the program counter now points to 1014h which is at the beginning of the LOOP. At this point, the user selects the RUN button to allow the simulator to execute the program until the simulation halts.

The simulation halts at the BKPT instruction. A notification box pops up and the user has the option of

FUE -) FUN) SYC	STEP) INCEP	FON 7)	MEN	08~ -	21.	UREAK	1)	¢.	¥8;										
RECEIVER ARE 2000000	Visit: Cadoacco	90901000	31	FC.	00	M	. 11	20	30	30	C0 .	C5	36	эс	20	04	24	30	
RECEIVER AT: DOCOMOL	SFD: 00000000	69901616	x	20	- 10	34	31	¢0	11	60	53	40	6 E	B	. 49	43	FG	10	
REGISTER AZ: X0540000	D0000000 274	00001020	x	90	15	01	· 62	FA	4	78	28	¢1	4#	ĸ	46	43	35	3C	ryon
GENTER AR XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	EACD: 00000300	÷ 00001030	FF	FF	45	73	.00	00	60	60	11	11	11	'n	. 22	22	22	22	Ballin
BEATER ME CONNOC	SED: 00050000	0000164	x	33	33	33	60	00	10	æ	C 6	C6	œ	х	÷ 30	90	00	60	1909
00557EEA: 0099800	SEF: GOCOODOG	00901850	ж	00	90	ຄວ	9)	00	60	(1)	ce	CØ	00	х	30	00	ŝ	00	100.0
elster al X0000X	TE 3000000	00501050	х	00	63	0)	00	00	00	90	00	CO	0C	x	30	00	60	00	
1998 798 AD: 3220000C	DTTE: 00000000	00001070	x	30	65	63	00	66	60	60	¢0	ĊÓ	œ	×	20	00	60	00	1-11-
RDG457ER (4: 00000XK	0TT1: 00C00000	00001000	х	30	93	60	00	90	60	60	çq	ce	0 C	ж.	30	າວ	63	99	1905
EEGSTER 01: 0005500-	ITTE 00000000	00001030	ж	30	60	03	00	00	60	60	CQ	¢Q	œ	х	ίx	00	6)	00	
REPRIME OF CHANNES	.071: 00000000	00001040	x	30	9 0	60	60	00	60	00	co	CO.	0C	х	30	65	60	60	Rom
BECISTER 55: 50000305	NINESE 000000	00893285	i x	30	÷))	90	00	00	60	00	¢0	CQ .	œ	30	- 30:	່າວ	• •0	00	
CONSCREPT OF SOUCH	WSP: DECORDCO		x	30 -	83	0 0	60	00	00	60	·C0	CØ	OC	x	30	63	00	60	
RECEIVER OF CONCOLCO	15P. 0000/980	06681800	x	30	03.	63	60	00	60	60	Ċð	60	ØC	x	30	65	. 65	60	Cata
DECETTER DE: 90000005		- 9000 18EI	x	30	90	60	00	00	60	00	¢¢	C6	OC	x	30	60	•0	00	
BENETER 07: 00000X9	PC 0999101-	20001610	x	. 30	60	83	- 00	00	60	00	C0	68	00	x	30	80	· 00	00	
USP: 000Ce000	0000070	30101100	x	- 55	90	60	60	60	60	60	¢0	Ċ0	00	×	30	65	. 65	60	
\$4: 001300003000030		00001110	iπ.	30	60	60	60	60	60	00	00	C0	OC.	x	30	60	٥C	00	
19 7 5		60001120) ic	44	60	80	00	00	00	60	ĊÓ	C0	OC.	x	30	00	00	00	
		00101130	×	50	03	60	00	60	60	60	60	60	œ	×	30	60	60	00	
		8080114	x	30	00	63	00	60	60	00.	C0	C0	œ	x	30	60	00	09	
		80001150	30	30	63	00	· 00	00	00	00	CO	CQ	00	x	30	60	00	00	
						÷												• •	

SINULATION OF HOTOHOLA BROAD MICROPROCESSOR ON SUN WORKST

Fig. 4. Simulator After One Iteration of the Loop.

	24	ALATION OF	HUIU		6604	C MIL	LUIL	u con		1300	101	2141	UA .						
HALT) FOR ST	5, 512) INCE	TONT	HEN		Ξ,	BASAN	p~`\	a	8										
BEBTER ME XX01000	VIR: 0000000	82801068	31	FC	0Ċ	м	11	20	30	30	C0	C5	32	x	30	04	24	30	
ECHITER AT: SCOONCE	SPE asocooos	66801010	x	30	10	34	31	¢9	11	60	53	46	66	, FB	49	43	FG	10	
ELISTER AZ: XCHOROC	300000000 :298 ·	÷ ###01020	æ	≈.	15	Ç4	62	FA	48	78	28	, ¢1	4	f	48	431	30	· 3C	
BUSTER AR X00000	EACH: DODOCKC	66601038	FF	ff	41	73	00	00	66	60	. 11	11	11	н	22	22	22	22	Pal
ELETER ME XCHOKE	889: 00090000	68601648	x	33	33	33	00	00	10	я	C0	CQ	00	x	30	60	60	00	
EDISTER AS: COOPERC	567: 90(90000	60001050	90	30	90	63	99	90	68	60	CQ.	66	00	х	20	9Ò	93	99	tat
25.57758 49: X9000X	TC: 30002300	00001051	x	30	90	0)	99	00	99	99	CQ	C0	0C	х	30	00	60	0 0	-27
INCOMP.	DYTE: 3C0053X	00001075	×	30	90	63	69.	. 00	60	00	C0	C0	oc	x	. 20	00	03	60	14
18045788 30: 00000X0	CTT1: 000,00000	; 00001020	x	30	93	00	60	. 00	66	60	C0	C0	0C	ж	30	90	60	09	
BESTER 01: 0009900-	ATTE 00000050	00001050	x	30	60	03	00	00	00	00	-C0	C0	30	x	20	00	0 0	00	Ho
BC35TIB 92 09401054	C000:000 :1TF	66601040	э с -	30	65	60	60	00 ·	60	60 -	¢\$	C0	oc	x	20	00	60	60	
BEATER 55: 50000005	HINRUSSE OCCORED	80801960	00	30	90	60	- 09	00	60	60	¢0	¢0	0C	х	-30	93	00	69	F
SCI20000 340 2677828	HSP: MODIFICO	00001000) (C	30	90	¢0	00	00	00	99	60	¢0	OC	х	30	90	00	60	
BEATTER OS: CONCODEC	SP 0000fB0C	66801090	x	30	60	90	60	00	60	00	C0	C0	0C	x	30	00	60	60	Ge
BEISTER 95: 50000005	:	00001020	х	90	90	¢2	Q 9	00	60	60	¢0	CO	0¢	ж	30	00	00	09	
DCISTER 07: 000CCX 0	PC COUNTRY.	00031010	x	30	00	00	60	00	00	00	¢0	. CØ	90	х	30	60	00	69	
S7: 000Ce060	05 0400000	56601108	x	31	00	.92	0 0	¢¢	60	66	¢0	ĊĞ	œ	x	30	.00	90.	60	
C 0010000000000000000000000000000000000		000B1110	х	30	00	00	00	. 00	60	00.	Ċ0	¢0	æ	x	30	00	00	00	
19 7 9		00001120	x	44	90	00	60	00	60	00	CQ	66	0C	x	30	60	00	00	
ESERVED FOR FUTURE P	(FA YERD Y	00001130	×	30	0 0	93	90	00	60	00	¢0	60	OC -	x	30	00	0 0	00	
		00001140	x	20	00	63	66	90	00	00	.00	CØ	0C	x	20	00	00	00	
		09601158	х	30	90 [°]	63	60	90	80	00	¢0	60	00	ж	30	00	00	90	

Fig. 5. BKPT Encountered.

continuing or halting the program execution. At this point, halt is chosen and register A0 is modified manually to 1000h so that the MOVE16 instruction does not cause an error since it uses register A0. Figure 5 shows the resulting simulation screen. The user may now use the STEP or RUN button to execute the program.

The MOVE16 instruction executes next where A0 has



1994 Frontiers in Education Conference

108



ese excern	ON FLAGS	110N OF	NO1	OROL	6884	O MIC	LOPE	DCESS	OR O	SUR	VOR	STAT	101						
EKCEPTION FLAGE: 🗲 FR	ON PT ON EXCEPTION	210	HEM	08").	P REAK	27	¢L2	AR ·										
. Ki	ORE EXCEPTION	00001000	31	FC.	60	A 4	11	20	30	30	C6	C5	32	x	30	04	24	30	
		00001010	x	90	12	34	31	C)	11	60	53	40	Æ	Ð	49	43	FG	10	
		00001020	x	20	12	Ç4	€2	FA	4 E	78	28	¢1	÷	F,	48	43	30	30	- yon
RECEIVER ARE DORODOC	CACE: 3000000	66801836	FF	FF	41	73	00	60	00	00	11	11	11	11	22	22	22	22	Selle.
BEDISTER AL: 30000000	BEF: OICSOBDO	90001040	£	33	33	33	60	00	10	26	C 6	Cé	œ	х	30	93	63	69	HUD
RELISTER AS: X0900X	\$8P: 50000000	OCODIOSC	x	30	90	¢Э	69	60	60	90	C0	¢	œ	x	30	90	60	0 9	-
RECEIVER NO: 30000000	TC: 30000000	68801068	х	30	00	0)	00	00	00	60	C0	CQ	œ	x	30	00	07	09	1001
COLUMN CONSIGNATION AND STOCKAST	07TE: 3060330C	20001070	x	30	00	65	00	60	0 0	60	CÓ	CØ	œ	x	30	00	07	69	Inite
RECEITER DE: 000550C0	BTT1: 500260000	00031880	х	30	93	00	99	00	60	60	60	CQ	00	х	30	90	00	09	(80)
NHE IN THE OIL: DIRECTOR	000000000000000000000000000000000000000	00091050	x	30	03	0)	00	80	90	60	69	C0	OC	x	30	00	0)	60	the second
RECEITER 56: 50001324	ITT1: 036C0003	00001046	x	30	92	05	40	00	60	60	¢0	C 6	œ	×	30	65	65	66	
RESISTER 20: 00000000	MINUSIE 00000000	00001000	x	30	00	63	00	00	00	60	C ()	C 0	0C	х	30	00	00	0 9	Fad
RECEITER DA: DOMESSICE	WSP: 00206000	000018-00	31	£0	00	**	11	20	30	30	C0	C5	x	x	30	04	24	ж	
RECEITER DS: 50000000	ISP: 0500/950	00001800	×	30	ð5	65	60	00	60	60	¢0	¢0	œ	×	30	05	60	60	CoTo
ROUGTER DE: GOODER D		00001028	×	30	00	¢0	0 0	00	60	60	¢¢	C0	œ	x	30	60	60	69	· · · · ·
RECISTER OD: 00055000	PC: 0.991026	: 69683619	x	30	00	00	00	00	00	60	C0	C0	oc	x	30	60	63	00	
UEP: 000Ce000	CE: 000490C0	50001100	×	51	60	65	60	60	60	60	¢ø	¢6	œ	×	30	90	65	60	
SE: 001000000000100		99901118	x	30	90	60	00	00	00	60	CŨ	Cê	oc	х	30	60	60	60	
10 9 9		00001120	x	44	60	0)	0)	00	00	00	CÓ	CØ	00	x	30	00	63	-00	
	PANENON	0000130	x	30	00	00	00	00	00	60	¢0	¢	oc	x	30	63	60	00	
MACCOLD I JE FOTOLE D		10001140	x	30	00	0)	00	00	00	60	C 0	CØ	OC	x	30	0)	¢)	00	
		60651158	x	30	00	0)	60	90	00	60	CÛ	CÓ	OC	x	30	00	60	00	

Fig. 6. Turning On Exception Handling.

<u></u>		SINUE	ATION OF	NOTON	OLAG	MO 11K	ROM	OCES	ORO	NSUN	AOD	STAT	0A						
FRE -) FUN;	HGE (101)	EXCEPT	ON -)	MENO	5	I REA	97)	QL	48										
RECSTER AR: X0010	oc vesta	\$001034	80991609	31	FC O) A4	н	20	30	30	C0	C5	32	x	30	04	24	ж	
RECEIVER AT: 2000	KC SFC 0	000000	00001010	x	30 1 1	34	31	C0	11	60	53	46	æ	FB	48	49	F6	19	đalin '
BEGETER AZ: DOCOM	oc 🕴 🖬 🖬 🖓	0000000	00001020	×	30 II) C4	62	fA	4E	71	38	¢1	4	FC	48	43	33	x	
RECEIVER ARE COMM	CACE 3	C00030C	00001030	FF	FF 4	73	0 0	00	00	60	11	11	11	11	22	22	22	22	Julin .
RECEIVER 44: 30000	o: NR9:0	000000	80051048	æ	30 3	33	00	00	10	2E	C6	Ċ0	0C	x	30	ø	07	60	
RECEITER AS: 30000	oc 🕴 ske e	00690930	89891058	x	30 93	00	0)	00	00	(0	C0	CØ	OC.	х	30	60	00	99	InDa 3
RECEITER AG: 00000	ec incip	CH09300	00001050	x	30 00	00	00	60	60	00	60	C0	œ	x	30	¢)	63	00	1111
KHG16YER 47: 3:000	ec : 0175e s	C0003XC	06901076	×	:6 OC	60 (60	œ	66	66	¢0	60	œ	x	30	65	60	60	tella :
RECENTER 05: 00000	X0 0778: 0	000000	88601886	x	x %) 0)	9 9	60	60	60	66	ce	α	x	30	92	63	09	
REGISTER D1: 00000	K4 : ITTRE 0	000000	00001050	x	30 0 0	00 (00	00	00	00	C 0	60	α	x	30	6)	0)	00	Nome *
REGISTER 02: 00051	171: O	30006030	668218A0	x	30 00	o (Q 0	00	(0	60	C0	60	¢¢	x	30	60	0)	00	
NECESTER 03: ONICO	26 MANUSE O	00:000	08861888	x	30 00	() ()	09	00	60	60	¢0	¢0	oc	x	30	90	00	99	Fed 1
RECISTER DA: 50000	KS 🕴 NSP. O	0308060	996919CS	31	FC 01	AA 1	11	20	30	30	CQ	65	x	x	30	94	24	3C	.272./
RECEIPTER DE: 00066	xa ise a	00 %71 5	80001033	x	50 00	0 00	60	00	60	00	C0	C6	oc	x	30	.00	00	60	Goto .
KHEINTER DE: OKOO	ĸe	•••••	00001020	x	30 00	00	69	00	60	00	CQ	C0	OC	x	30	93	0 0	00	
RECETER 97: 00000	x6 PC:00	GO102E	00001078	x	30 00	000	60	60	66	60	ĊÓ	C0	OC	x	30	60	00	00	
USP: 000ce50)	02.0	699308	86661186	×	51 83	60	66	66	60	60	C6	66	¢¢	×	50	65	63	66	
SR: 00100050000000	30		00821118	x	30 0 2	0 00	00	00	- 00	60	C0	C0	0C	x	30	82	63	00	
14 I K			08801128	x	•• •:	00	66	00 ·	60	00	C0-	C0	œ	x	30	60	60	00	-
RESERVED FOR FUTU	RE EXPANSION	1	90691130	x	20 9:	0 00	69	00	00	60	C0	ce	œ	×	30	63	60	00	
			\$9801149	x	30 00	0 00	90	00	60	00	CQ	C0	oc	x	20	00	60	00	
			00091150	x	30 0 0	00	00	90	60	60	CQ	C0	o¢	x	30	0)	8) 8)	00	

Fig. 7. ILLEGAL Instruction Exception Handler.

a value which causes the first 16 bytes of the program to be copied to address 10C4h. Then the LSR instruction is encountered causing an exception. Even though a notice is popped up telling the user of the exception, the exception is ignored since exception handling is not enabled through the EXCEPTION menu at this time. The user can enable exception handling as shown in Figure 6 by turning off Ignore Exceptions.

After the MOVEC instruction which initializes the exception vector base register, the ILLEGAL instruction is encountered forcing an illegal instruction exception to occur. The user is given a notification of the exception and the option of continuing or halting. If the program continues to execute, it will look at the address associated with vector 4 in the exception vector table. The simulator will jump to the address in that table entry and execute the exception handler. The address located in vector 4 is 102Eh where a small exception handler is located. Figure 7 shows the program counter pointing to address 102Eh. Figure 8 shows the four word stack frame placed upon the interrupt stack located at address F7F8h at the top of the screen.

FILE -) FUN' STO	STEP)	DACEN	OH .	HEN	08"	١.	a teak		ĊĿĐ	R										
BECISTER ME DEGRIGE	VEE: CO	001034	-	x	24	00	60	10	χ	60	10	CO	C0	0C	x	30	03.	63	0)	
BOSSTER AL: DOGGODOC	SFC: 000	x0990	-	ж	30	60	6 0	60	00	60	60	C6	C6	oc	x	30	90	60	00	Path
H-NTH AR	BFG: 30	NC.XX.	00001010	x	30	65	9 2	90	0 0	99	60	çç	çq	¢¢	х	30	65	65	0 0	-161
ECHIYER AR: ICOODDC	CACR: 30	106300	00007828	x	30	0 0	60	00	00	00	90	CO	ÇÛ	0C	x	30	60	0)	00	9e1
DENTER ALL SECONDE	-	:00000	8880FR38	x	30	0 3	63	00	00	60	60	C6	C6	OC	x	30	60	60	00	
RESTERAS: X000000	SEP: 00	00005	00007840	х	30	9 0	60	09	00	60	60	ÇQ	C0	0¢	х	30	90	00	00	
HE RYER AG: DORODOC	TC: 30	10%.KK	-	х	30	60	00	00	00	66	90	C0	C0	0C	х	30	60	00	0 0	
ECISTER AT: DECONICE	DTTE: X	69300		x	30	60	63	00	00	60	60	60	C0	0¢	х	30	65	60	69	
EGISTER DO: 00055000	STT1: 50	20005	-	х	30	60	93	69	90	09	60	œ	60	OC	x	30	90	0 0	92	
HUNTER OF: 00000004	arme ox	Cu000	-	x	30	00	0)	09	00	00	00	CO	C 0	OC	х	30	00	0)	00	
BLINTER 55: 00001054	1174: 0X	00000	-	x	30	05	65	60	60	66	66	-¢6	66	oc	x	30	63	¢0	00	
EGISTER 02: 00000000	MP0/SE 030	00003	DISCHAR	х	30	90	00	00	00	00	60	C0	Cê	OC	х	30	9 0	00	09	
SCISTER 04: 000600000	45P: 003	06000	6003F868	х	30	03	60	00	80	60	60	CO	C0	œ	х	30	00	6)	00	
NECISTER DS: GOODODCG	15P: 050	olzła		x	30	60	65	60	66	60	60	¢6	C0	oc	×	30	60	63	60	CAT
NOCISTER DE: COOCCIX C	÷••••••	• • • • • • • •	00007000	ж	30	90	60	\$ 9	00	66	60	C ()	Cê	0C	x	30	90	00	0)	
BECISTER 07: 00055000	PG 949	01028		x	30	60	03	00	00	00	00	C0	ĊÓ	oc	х	30	00	60	00	
## : 600Ee000	CC: 000	eroce	00005050	x	30	65	65	60	66	66	60	ĊŌ	C0	¢¢,	x	30	93	65	00	
R: 001000000000100			-	х	30	00	0 0	0 0	00	60	60	C0	C 0	œ	х	30	60	60	00	
10 20 XX210			00001918	ж	30	00	0 0	00	00	60	00	¢Q	C 0	OC	х	30	90	0)	00	
			-	х	30	00	60	90	00	00	00	CO	CÓ	OC	х	30	00	¢0	09	
ESERVED FOR POTURE EI	PA VEIO V		88897338	x	20	00	00	00	60	60	80	CO	C0	OC	х	30	0)	03	90	

Fig. 8. Interrupt Stack Frame.

	917 ANN 28	EPT ON Y	MEN	25	: .	\$3:AF	D.,	0.7	NR .							_			
ESISTER AD: DOS1000	VER: 05001034	0000108	8 31	FC.	93	A4	11	20	30	3C	C0	C5	32	x	30	64	24	3C	
HERTER AT: MODOOD	SPE 0000000	0849161	e x	30	15	34	31	cə	31	66	53	46	œ	F3	49	43	F6	10	
2018 TER A2: 20000900	BFC: 30009300	0000102	×	30	. 17	C4	62	FA	4	78	28	61	4#	FC	48	43	30	ж	-
IDGGTER AB: DODHICO	CACR: 0000000	8666163	l FF	ff	42	73	00	00	60	00	11	н	11	11	22	22	22	22	Daile
BUSTER AN: X0000X	WER: 00000000	0000104	1 X	33	33	33	00	00	10	2E	C0	C0	œ	х	30	03	00	00	1995
IECISTER AS: XXXXXXXX	SEP: 00050000	0000185	x	30	90	0)	09	99	60	00	Ç0	66	OC	х) 0	9 3	00	99	1401
SECUTER M2: DOCOMIC	fe 0006000	9998165	e x	30	90	00	00	60	00	00	C0	60	OC	x	30	63	00	60	
INSTERATE AT: X00000	8776: 30600300	8860167	e x	50	90	60	00	00	00	60	66	C6	OC	x	30	85	00	66	1
0625710x 00: 0000 ⁴⁴⁴	BTT1: 2000900	\$999188	s x	30	- 90	. 03	09	09	60	60	çe	çe	OÇ.	x	30	90	¢0	9 9	- thus
SEC STER 91: 00022004	ITTE 0300000	0999103	e x	30	00	0 3	00	00	60	60	C0	CØ	œ	x	30	60	0 0	9 9	line
LEGASTER 02: 00001:0-4	TET1: 00000000	0890184	0 X	30	60	60	00	00	00	60	69	¢0	œ	x	30	90	00	60 ····	
UNDERTER 02: 00050000	MINUSIC 0000000	0000108	8 X	30	92	65	69	00	60	60	66	60	oc	х	30	90	¢0	99	
UBCRITER 94: 00000000	WSP: 0000000	6010100	D 31	FC	00	**	11	20	30	3C	60	65	32	x	30	64	24	3C	1.01
LOCISTOR DS: COOCULC	ISP: 0007500	0000100	0 X	30	00	60	0 9	00	00	60	CØ.	CØ	œ	x	30	00	60	00	645
UBCISTER DE: 20055302	÷		I X	х	90	6 0	69	99	00	00	C0	¢0	0C	х	30	90	0)	09	
HERTER OF ORODOCO	PC: 00001020	800105	X	30	00	00	00	00	60	60	C0	ĊŰ	00	х	30	0 0	60	90	
#SP: 0-XXCe000	EC: 05056KF0	: 0000150	e x	51	92	63	60	ô0	60	60	60	ĊŨ	œ	x	30	92	65	60	
A: 00130000000000130		8889111	e x	30	90	60	00	00	00	60	C0	60	œ	x	30	00	00	00	
10 210		0000112	e x	44	60	00	00	00	00	60	¢Ø	C0	00	х	x	60	00	00	
	EXPANSION	0000113	• x :	30	90	60	00	00	60	60	co	co	ю	×	×	60	00	00	
		0000114	• x	30	60	00	90	00	00	60	C\$	C0	OC	х	30	0 0	60	00	

Fig. 9. Final Screen.

Finally, the RTE from the exception routine is executed. Then, the final instruction executes which is another BKPT. Now, the user halts the program. The results are shown in Figure 9.

COMPUTER HARDWARE SIMULATOR

The computer hardware simulator is under design and will incorporate a bus architecture where the student will be able to pick and choose which components to connect to the bus. A small representation of the entire computer designed by the student may be given on the interface where different components are highlighted that are communicating during the execution of an assembly language program. The student will be able to enlarge a component if desired to see what it is doing.

From the above description, the computer hardware simulator will require:

• Additional chip simulators for interrupt controllers, serial ports, parallel ports, and disk controllers



1994 Frontiers in Education Conference 109

- A design interface to allow the student to construct a digital circuit including address decode logic (based on boolean equations), memory mapping of I/O, and timing specifications
- An extension to the Motorola simulator to allow an interface to the computer hardware simulator

FUTURE WORK

The Motorola 68000 family of microprocessors was chosen in support of course material and research being conducted at the University of Arkansas in multichip modules[1]. Even though it would be good to include other microprocessors, the simulator may become larger than desired for efficient operation. Instead it might be better to incorporate a "generic" microprocessor where the student can place his/her own desired functionality into the microprocessor to enable the student to learn how to design microprocessors. The components of the generic microprocessor might represent the best and the worst of current microprocessors. A generic microprocessor simulator might be easier to maintain than trying to keep up with a family of microprocessors.

Along with the generic microprocessor, the student might be given the capability to design an assembly language specifically for the microprocessor. The student could choose from a menu of general assembly language instructions or design his/her own instructions.

ACKNOWLEDGEMENTS

The following individuals helped in the implementation of the 68040 simulator: Trey Grubbs, Bill Herring, Richard Tan, David Andrews, Carl Bowling, and Ronald Goforth.

Motorola is a registered trademark of Motorola, Inc. X Window System is a product of the Massachusetts Institute of Technology. Sun Workstation is a registered trademark of Sun Microsystems, Inc. XView and OpenWindows are trademarks of Sun Microsystems, Inc. DEC is a trademark of Digital Equipment Corporation. Powerview and Viewlogic are registered trademarks of Viewlogic Systems, Inc.

NOTE: A copy of this paper with larger figures may be obtained via anonymous ftp from: engr.engr.uark.edu, /user/sam/fie94-msim.ps.Z.

REFERENCES

- David L. Andrews, James M. Conrad, Leonard Schaper, Susan Mengel, and Daniel J. Berleant. "Design of a High Speed MIMD Distributed Processor Node Using MCM Technology." Proceedings of the 1993 International Electronics Packaging Conference, International Electronics Packaging Society, Wheaton, IL, pp. 132-139.
- [2] Debugging Tools. Mountain View, CA: Sun Microsystems, 1988.



1994 Frontiers in Education Conference

- [3] Trey Grubbs, Bill Herring, Richard Tan, and Susan Mengel. "Motorola 68040 Microprocessor Simulation for the SUN WorkstationTM." Applied Computing 1994, Proceedings of the 1994 Symposium on Applied Computing, ACM Press, New York, NY, 1994, pp. 25-30.
- [4] Dan Heller. XView Programming Manual Volume Seven. Sebastopol, CA: O'Reilly and Associates, Inc., 1990.
- [5] Jay Lloyd. 68KSIM Simulation Interface. North Carolina State University, 1990 (for more information, contact Dr. James Conrad at jmc3@engr.uark.edu).
- [6] Tan Phan. 68KSIM. North Carolina State University, 1989 (for more information, contact Dr. James Conrad at jmc3@engr.uark.edu).
- [7] Powerview. Viewlogic Systems, Inc., 293 Boston Post Road West, Marlboro, MA 01752-4615.
- [8] Openwindows Developer's Guide 3.0 User's Guide. Mountain View, CA: Sun MicroSystems, 1991.
- [9] Turbo Debugger 3.0 for Windows. Scotts Valley, CA: Borland International, 1991.

Susan A. Mengel

Susan A. Mengel received her Ph.D. in Computer Science from Texas A&M University in 1990. She joined the Computer Systems Engineering Department at the University of Arkansas in Fayetteville in 1991 as an Assistant Professor. She became an Adjunct Assistant Professor in the Electrical Engineering Department at UAF in 1993. She has worked in the areas of student modeling with intelligent tutoring systems and neural networks. Other research interests include user modeling and computer-assisted instruction. She has consulted in the areas of neural networks and expert systems. She has served on the Steering Committee of the Artificial Intelligence in Education Society. She may be reached via the internet at sam@engr.uark.edu.

James M. Conrad

James M. Conrad received his B.S. Degree in Computer Science from the University of Illinois-Urbana/ Champaign in 1984. He received his M.S. and Ph.D. in Computer Engineering from North Carolina State University in 1987 and 1992, respectively. He worked for IBM from 1984 to 1990, and is currently an Assistant Professor in the Computer Systems Engineering Department at the University of Arkansas (email: jmc3@engr.uark.edu). His research interests include computer architecture, parallel programming, and engineering education. He is a member of the ACM, Eta Kappa Nu, IEEE, IEEE Computing Society, and AAAI.